# 2015 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC)

# June 7-11, 2015 Moscone Center San Francisco, CA. United States

Sponsoring societies





### **PROCEEDINGS OF THE 51ST DESIGN AUTOMATION CONFERENCE®**

The Association for Computing Machinery 2 Penn Plaza, Ste. 701 New York, NY 10121

Copyright 2015 by the Association for Computing Machinery, Inc. (ACM). Permission to make digital or hard copies of portions of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyright for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission to republish from: Publications Dept., ACM, Inc. Fax: +1-212-869-0481 or permissions@acm.org.

For other copying of articles that carry a code at the bottom of the first or last page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

ACM Order Number 4770111 ISBN 978-1-4503-3520-1/15/06 IEEE Catalog Number CFP15DAC-ART

Library of Congress Number 85-644924

ISSN 0738-100X

#### Additional copies may be ordered prepaid from:

ACM Order Department P.O. Box 11414 New York, NY 10286-1414

email: <u>orders@acm.org</u> (U.S.A. and Canada) Fax: +1-800-342-6626

(all other countries) Fax: +1-212-944-1318

#### Additional copies of this publication are available from:

IEEE Service Center 445 Hoes Lane Piscataway, NJ 08855-1331 www.ieee.org +1-800-678-IEEE +1-732-981-1393 +1-732-981-1721 (Fax)

### June 7-11, 2015 Moscone Center San Francisco, CA. United States

**11.1** A Model-Based and Simulation-Assisted FMEDA Approach for Safety-Relevant E/E Systems *Moomen Chaari, Wolfgang Ecker, Cristiano Novello, Bogdan-Andrei Tabacaru, Thomas Kruse* 

**11.2** Evaluation of Functional Mock-up Interface for Vehicle Power Network Modeling *Kenji Nishimiya, Toru Saito, Satoshi Shimada* 

**11.3** System Simulation from Operational Data Armin Wasicek, Edward Lee, Lev Greenberg, Akihito Iwai, Ilge Akkaya, Hokeun Kim

**12.1** New Game, New Goal Posts: A Recent History of Timing Closure *Andrew B Kahng* 

**12.3** Walking A Thin Line - Performance and Quality Grading Accuracy vs. Yield Overcut *Carl Bowen* 

**13.1** Energy Efficient MapReduce with VFI-Enabled Multicore Platforms *Karthi Duraisamy, Ryan Kim, Wonje Choi, Guangshuo Liu, Partha Pande, Diana Marculescu, Radu Marculescu* 

**13.2** Complementary Communication Path for Energy Efficient On-Chip Optical Interconnects *Hui Li, Sébastien Le Beux, Yvain Thonnart, Ian O'Connor,* 

**13.3** On-chip Interconnection Network for Accelerator-Rich Architectures Jason Cong, Michael Gill, Yuchen Hao, Glenn Reinman, Bo Yuan

**13.4** Bandwidth-Efficient On-Chip Interconnect Designs for GPGPUs *Hyunjun Jang, Jinchun Kim, Paul Gratz, Ki Hwan Yum, Eun Jung Kim* 

**13.5** DimNoC: A Dim Silicon Approach Towards Power-Efficient On-Chip Network *Jia Zhan, Jin Ouyang, Fen Ge, Jishen Zhao, Yuan Xie* 

13.6 Domain-Wall Memory Buffer for Low-Energy NoCs

Donald E Kline, Jr, Haifeng Xu, Rami Melhem, Alex K Jones

**14.1** An EDA Framework for Large Scale Hybrid Neuromorphic Computing Systems *Wei Wen, Chi-Ruo Wu, Xiaofang Hu, Beiye Liu, Tsung-Yi Ho, Xin Li, Yiran Chen* 

**14.2** Merging the Interface: Power, Area and Accuracy Co-Optimization for RRAM Crossbar-Based Mixed-Signal Computing System *Boxun Li, Lixue Xia, Peng Gu, Yu Wang, Huazhong Yang* 

**14.3** A Spiking Neuromorphic Design with Resistive Crossbar Chenchen Liu, Bonan Yan, Chaofei Yang, Linghao Song, Zheng Li, Beiye Liu, Qing Wu, Hao Jiang, Yiran Chen, Hai Li

14.4 Vortex: Variation-Aware Training for Memristor X-Bar

Beiye Liu, Xin Li, Qing Wu, Tingwen Huang, Hai Li, Yiran Chen

June 7-11, 2015 Moscone Center San Francisco, CA. United States

**14.5** Jump Test for Metallic CNTs in CNFET-Based SRAM *Feng Xie, Xiaoyao Liang, Qiang Xu, Krishnendu Chakrabarty, Naifeng Jing, Li Jiang* 

**14.6** A Reconfigurable Analog Substrate for Highly Efficient Maximum Flow Computation *Gai Liu, Zhiru Zhang* 

**19.2** Robust Design of E/E Architecture Component Platforms Sebastian Graf, Sebastian Reinart, Michael Glaß, Jürgen Teich, Daniel Platte

**19.3** HW/SW Trade-Offs in I/O Virtualization for Controller Area Network *Christian Heber, Dominik Reinhardt, Andre Richter, Andreas Herkersdorf* 

**21.1** RADAR: A Case for Retention-Aware DRAM Assembly and Repair in Future FGR DRAM Memory *Ying Wang, Cheng Wang, Huawei Li, Yinhe Han, Xiaowei Li* 

**21.2** Area and Performance Co-Optimization for Domain Wall Memory in Application-Specific Embedded Systems *Shouzhen Gu, Edwin H.-M. Sha, Qingfeng Zhuge, Jingtong Hu, Yiran Chen* 

**21.3** Selective Restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM *Rujia Wang, Lei Jiang, Youtao Zhang, Linzhang Wang, Jun Yang* 

**21.4** Interleaved Multi-Bank Scratchpad Memories: A Probabilistic Description of Access Conflicts *Andreas Tretter, Pratyush Kumar, Lothar Thiele* 

**21.5** PRES: Pseudo-Random Encoding Scheme to Increase the Bit FlipReduction in the Memory *Seyed Mohammad Seyedzadeh, Rakan Maddah, Alex K Jones, Rami Melhem* 

**21.6** Guidelines to Design Parity Protected Write-Back L1 Data Caches Yohan Ko, Reiley Jeyapaul, Youngbin Kim, Kyoungwoo Lee, Aviral Shrivastava

**22.1** Construction of Reconfigurable Clock Trees for MCMM designs *Rickard Ewetz, Shankarshana Janarthanan, Cheng-Kok Koh* 

22.2 A Global-Local Optimization Framework for Simultaneous Multi-Mode Multi-Corner Clock Skew Variation

Reduction Kwangsoo Han, Andrew B. Kahng, Jong Pil Lee, Jiajia Li, Siddhartha Nath

**22.3** Routing-Architecture-Aware Analytical Placement for Heterogeneous FPGAs *Sheng-Yen Chen, Yao-Wen Chang,* 

**22.4** PARR: Pin Access Planning and Regular Routing for Self-Aligned Double Patterning *Xiaoqing Xu, Bei Yu, Jhih-Rong Gao, Che-Lun Hsu, David Z. Pan* 

## June 7-11, 2015 Moscone Center San Francisco, CA. United States

**22.5** Local Search Algorithms for Timing Driven Placement under Accurate Delay Models *Adrian A Bock, Stephan Held, Nicolas Kämmerling, Ulrike Schorr* 

**22.6** 3D-IC Benefit Estimation and Implementation Guidance From 2D-IC Implementation *Wei-ting Chan, Andrew B. Kahng, Siddhartha Nath, Kambiz Samadi, Yang Du* 

**26.1** DERA: Yet Another Differential Fault Attack on Cryptographic Devices Based on Error Rate Analysis *Yannan Liu, Jie Zhang, Lingxiao Wei, Feng Yuan, Qiang Xu* 

**26.2** Vibration-Based Secure Side Channel for Medical Devices *Younghyun Kim, Woo Suk Lee, Vijay Raghunathan, Niraj Jha, Anand Raghunathan* 

**26.3** Information Leakage Chaff: Feeding Red Herrings to Side Channel Attackers *Giovanni Agosta, Alessandro Barenghi, Gerardo Pelosi, Michele Scandale* 

**26.4** TyTAN: Tiny Trust Anchor for Tiny Devices Ferdinand Brasser, Brahim El Mahjoub, Patrick Koeberl, Ahmad-Reza Sadeghi, Christian Wachsmann

**26.5** Memory Heat Map: Anomaly Detection in Real-Time Embedded Systems Using Memory Behavior *Man-Ki Yoon, Sibin Mohan, Jaesik Choi, Lui Sha* 

**26.6** Compacting Privacy-Preserving k-Nearest Neighbor Search using Logic Synthesis *Ebrahim M. Songhori, Siam U Hussain, Ahmad-Reza Sadeghi, Farinaz Koushanfar* 

**27.1** Battery Lifetime-Aware Automotive Climate Control for Electric Vehicles *Korosh Vatanparvar, Mohammad Abdullah Al Faruque* 

**27.2** Security Analysis of Automotive Architectures using Probabilistic Model Checking *Philipp Mundhenk, Sebastian Steinhorst, Martin Lukasiewycz, Suhaib A Fahmy, Samarjit Chakraborty* 

**27.3** Security Aware Network Controllers for Next Generation Automotive Embedded Systems *Shanker Shreejith, Suhaib A Fahmy* 

**27.4** Analysis and RTL Correlation of Instruction Set Simulators for Automotive Microcontroller Robustness Verification

Jaime Espinosa, Carles Hernandez, Jaume Abella, David de Andres, Juan Carlos Ruiz

**27.5** Improving Formal Timing Analysis of Switched Ethernet by Exploiting FIFO Scheduling *Daniel Thiele, Philip Axer, Rolf Ernst* 

**27.6** Parallel Execution of AUTOSAR Legacy Applications on Multicore ECUs with Timed Implicit Communication

Sebastian Kehr, Eduardo Quinones, Bert Böddeker, Günter Schäfer

### June 7-11, 2015 Moscone Center San Francisco, CA. United States

**29.1** Nautilus: Fast Automated IP Design Space Search Using Guided Genetic Algorithms *Michael K Papamichael, Peter Milder, James C Hoe* 

**29.2** An Analysis of Accelerator Coupling in Heterogeneous Architectures *Emilio G Cota, Paolo Mantovani, Giuseppe Di Guglielmo, Luca P Carloni* 

**29.3** Execution-Driven Parallel Simulation of PGAS Applications on Heterogeneous Tiled Architectures *Sascha Roloff, David Schafhauser, Frank Hannig, Jürgen Teich* 

**29.4** Acceleration of Control Flows on Reconfigurable Architecture with a Composite Method Junbin Wang, Leibo Liu, Jianfeng Zhu, Shouyi Yin, Shaojun Wei

**29.5** GRIP: Grammar-Based IP Integration and Packaging for Acceleration-Rich SoC Designs *Munish Jassi, Daniel Mueller-Gritschneder, Ulf Schlichtmann* 

**29.6** ProPRAM: Exploiting the Transparent Logic Resources in Non-Volatile Memory for Near Data Processing *Ying Wang, Yinhe Han, Lei Zhang, Hauwei Li, Xiaowei Li* 

**30.1** Trends in Functional Verification: A 2014 Industry Study *Harry D Foster* 

**30.2** Verifying SystemC using Stateful Symbolic Simulation *Vladimir Herdt, Hoang Le, Rolf Drechsler* 

**30.3** In-Circuit Temporal Monitors for Runtime Verification of Reconfigurable Designs *Tim Todman, Stephan Stilkerich, Wayne Luk* 

**30.4** Sequential Equivalence Checking of Clock-Gated Circuits *Yu-Yun Dai, Kei-Yong Khoo, Robert K Brayton* 

**30.5** Verification of Gate-Level Arithmetic Circuits by Function Extraction *Maciej Ciesielski, Cunxi Yu, Walter E Brown, Duo Liu, Andre Rossi* 

**30.6** Hybrid Quick Error Detection (H-QED): Accelerator Validation and Debug using High-Level Synthesis Principles *Keith A Campbell, David Lin, Subhasish Mitra, Deming Chen* 

**32.1** Security and Privacy Challenges in Industrial Internet of Things *Michael Waidner, Ahmad-Reza Sadeghi, Christian Wachsmann* 

**32.3** Blocking Unsafe Behaviors in Control Systems through Static and Dynamic Policy Enforcement *Stephen McLaughlin* 

**33.1** Timing-Aware Control Software Design for Automotive Systems *Dirk Ziegenbein, Arne Hamann* 

June 7-11, 2015 Moscone Center San Francisco, CA. United States

**33.2** Compositional Modeling and Analysis of Automotive Feature Product Lines Sankara Narayanan Krishna, Ganesh Narwane, Sethu Ramesh, Ashutosh Trivedi

**33.3** The Challenge of Interoperability: Model-Based Integration for Automotive Control Software *Huafeng Yu, Prachi Joshi, Jean-Pierre Talpin, Sandeep Shukla, Shinichi Shiraishi* 

**34.1** Introduction to Stochastic Computing and its Challenges *John Hayes* 

**34.2** An Introduction into Fault-Tolerant Quantum Computing *Simon Devitt, Alexandru Paler* 

**34.3** Design Automation Challenges for Scalable Quantum Architectures *Ilia Polian, Austin G Fowler* 

**35.1** A Control-Theoretic Approach for Energy Efficient CPU-GPU Subsystem in Mobile Platforms *David Kadjo, Raid Ayoub, Michael Kishinevsky, Paul Gratz* 

**35.2** Opportunistic Turbo Execution in NTC: Exploiting the Paradigm Shift in Performance Bottlenecks *Hu Chen, Dieudonne Manzi Mugisha, Sanghamitra Roy, Koushik Chakraborty* 

**35.3** Domain Wall Memory Based Digital Signal Processors for Area and Energy-Efficiency *Jinil Chung, Kenneth Ramclam, Jongsun Park, Swaroop Ghosh* 

**35.4** DaTuM: Dynamic Tone Mapping Technique for OLED Display Power Saving Based on Video Classification *Xiang Chen, Chun Jason Xue, Yiran Chen* 

**35.5** Reno: A Highly-Efficient Reconfigurable Neuromorphic Computing Accelerator Design *Xiaoxiao Liu, Mengjie Mao, Beiye Liu, Boxun Li, Hao Jiang, Yu Wang, Mark Barnell, Qing Wu, J. Joshua Yang, Hai Li, Yiran Chen* 

**35.6** Scalable Effort Classifiers for Energy Efficient Machine Learning *Swagath Venkataramani, Jie Liu, Anand Raghunathan, Mohammed Shoaib* 

**36.1** Evaluation of BEOL Design Rule Impacts Using An Optimal ILP-Based Detailed Router *Kwangsoo Han, Andrew B. Kahng, Hyein Lee* 

**36.2** Detailed Routing for Spacer-Is-Metal Type Self-Aligned Double/Quadruple Patterning Lithography *Yixiao Ding, Chris Chu, Wai-Kei Mak* 

**36.3** Mask Assignment and Synthesis of DSA-MP Hybrid Lithography for sub-7nm Contacts/Vias *Yasmine A Badr, Andres Torres, Puneet Gupta* 

**36.4** High Performance Dummy Fill Insertion with Coupling and Uniformity Constraints *Yibo Lin, Bei Yu, David Z. Pan* 

### June 7-11, 2015 Moscone Center San Francisco, CA. United States

**36.5** An Efficient Shift Invariant Rasterization Algorithm for All-Angle Mask Patterns in ILT *Yixiao Ding, Chris Chu, Xin Zhou* 

**36.6** Effective Model-Based Mask Fracturing for Mask Cost Reduction *Abde Ali Kagalwalla, Puneet Gupta* 

**39.1** HAFIX: Hardware-Assisted Flow Integrity Extension Orlando Arias, Lucas V Davi, Matthias Hanreich, Yier Jin, Patrick Koeberl, Debayan Paul, Ahmad-Reza Sadeghi, Dean Sullivan

**39.2** Performance Analysis of a Memristive Crossbar PUF Design *Garrett S Rose, Chauncey A Meade* 

**39.3** Adaptive Characterization and Emulation of Delay-based Physical Unclonable Functions using Statistical Models

Teng Xu, Dongfang Li, Miodrag Potkonjak

**39.4** Self-Correcting STTRAM under Magnetic Field Attacks Jae-Won Jang, Jongsun Park, Swaroop Ghosh, Swarup Bhunia

**39.5** On Using Control Signals for Word-Level Identification in A Gate-Level Netlist *Edward L Tashjian, Azadeh Davoodi* 

**39.6** Efficient Dynamic Information Flow Tracking on a Processor with Core Debug Interface. *Jinyong Lee, Ingoo Heo, Yongje Lee, Yunheung Paek* 

**41.1** What Don't We Know About CPS Architecture? *Marilyn Wolf, Eric Feron* 

**41.2** Design Tool Chain for Cyber-Physical Systems: Lessons Learned Janos Sztipanovits, Ted Bapty, Sandeep Neema, Xenofon Koutsoukos, Ethan Jackson

**41.3** Models, Abstractions, and Architectures: The Missing Links in Cyber-Physical Systems Bharathan Balaji, Mohammed Al Faruque, Nikil Dutt, Rajesh Gupta, Yuvraj Agarwal

**42.1** VWS: A Versatile Warp Scheduler for Exploring Diverse Cache Localities of GPGPU Applications *Mengjie Mao, Jingtong Hu, Yiran Chen, Hai Li* 

**42.2** Revisiting Accelerator-Rich CMPs: Challenges and Solutions *Nasibeh Teimouri, Hamed Tabkhi, Gunar Schirner* 

**42.3** SuperNet: Multimode Interconnect Architecture for Manycore Chips Haseeb Bokhari, Haris Javaid, Muhammad Shafique, Jörg Henkel, Sri Parameswaran

**42.4** A Low Latency Generic Accuracy Configurable Adder *Muhammad Shafique, Waqas Ahmad, Rehan Hafiz, Jörg Henkel* 

### June 7-11, 2015 Moscone Center San Francisco, CA. United States

**42.5** A 127 fps in Full HD Accelerator Based on Optimized AKAZE with Efficiency and Effectiveness for Image Feature Extraction

Guangli Jiang, Leibo Liu, Wenping Zhu, Shouyi Yin, Shaojun Wei

**42.6** Exploit Imbalanced Cell Writes to Mitigate Write Disturbance in Dense Phase Change Memory *Rujia Wang, Lei Jiang, Youtao Zhang, Linzhang Wang, Jun Yang* 

**43.1** Understanding Soft Errors in Uncore Components *Hyungmin Cho, Chen-Yong Cher, Thomas Shepherd, Subhasish Mitra* 

**43.2** Interconnect Reliability Modeling and Analysis for Multi-Branch Interconnect Trees *Hai-Bao Chen, Sheldon X.-D. Tan, Valeriy Sukharev, Xin Huang, Taeyoung Kim* 

**43.3** Design, Packaging, and Architectural Policy Co-Optimization for DC Power Integrity in 3D DRAM *Yarui Peng, Bon Woong Ku, Younsik Park, Kwang-II Park, Seong-Jin Jang, Joo Sun Choi, Sung Kyu Lim* 

**43.4** Tier-Partitioning for Power Delivery vs Cooling Tradeoff in 3D VLSI for Mobile Applications *Shreepad Panth, Kambiz Samadi, Yang Du, Sung Kyu Lim* 

**43.5** Novel Power Grid Reduction Method based on L1 Regularization *Ye Wang, Meng Li, Xinyang Yi, Zhao Song, Michael Orshansky, Constantine Caramanis* 

**43.6** A Statistical Methodology for Noise Sensor Placement and Full-Chip Voltage Map Generation *Xiaochen Liu, Shupeng Sun, Pingqiang Zhou, Xin Li, Haifeng Qian* 

**46.1** Cloning Your Mind: Security Challenges in Cognitive System Designs and Their Solutions *Beiye Liu, Chunpeng Wu, Qing Wu, Mark Barnell, Qinru Qiu, Hai (Helen) Li, Yiran Chen* 

**46.2** Design and Verification for Transportation System Security *Bowen Zheng, Wenchao Li, Peng Deng, Léonard Gérard, Qi Zhu, Natarajan Shankar* 

**46.3** Impact Assessment of Net Metering on Smart Home Cyberattack Detection *Yang Liu, Shiyan Hu, Jie Wu, Yiyu Shi, Yier Jin, Yu Hu, Xiaowei Li* 

47.1 Ensuring Functional Safety Compliance for ISO 26262

Adam Sherer, John Rose, Riccardo Oddone

**47.2** Automating Design-Space Exploration: Optimal Deployment of Automotive SW-Components in an ISO26262 Context

Bernhard Schatz, Sebastian Voss, Sergey Zverlov

**49.1** Energy-Efficient Non-Volatile TCAM Search Engine Design Using Priority-Decision in Memory Technology for DPI

Hsiang-Jen Tsai, Keng-Hao Yang, Yin-Chi Peng, Chien-Chen Lin, Ya-Han Tsao, Meng-Fan Chang, Tien-Fu Chen

June 7-11, 2015 Moscone Center San Francisco, CA. United States

**49.2** EnAAM: Energy-Efficient Anti-Aging for On-Chip Video Memories *Muhammad Shafique, Muhammad Usman Karim Khan, Orcun Tuefek, Jörg Henkel* 

**49.3** Mitigating the Impact of Faults in Unreliable Memories For Error-Resilient Applications *Shrikanth Ganapathy, Georgios Karakonstantis, Adam Teman, Andreas Burg* 

**49.4** A STT-RAM-based Low-Power Hybrid Register File for GPGPUs *Gushu Li, Xiaoming Chen, Guangyu Sun, Henry Hoffmann, Yongpan Liu, Yu Wang, Huazhong Yang* 

**49.5** Joint Precision Optimization and High Level Synthesis for Approximate Computing *Chaofan Li, Wei Luo, Sachin Sapatnekar, Jiang Hu* 

**49.6** b-HiVE: A Bit-Level History-Based Error Model with Value Correlation for Voltage-Scaled Integer and Floating Point Units *Georgios Tziantzioulis, Ali Murat Gok, S M Faisal, Nikos Hardavellas, Seda Ogrenci-Memik, Srinivasan Parthasarathy* 

**50.1** SVP: Host-GPU Multiplexing for Efficient Simulation of Multiple Embedded GPUs on Virtual Platforms *YoungHoon Jung, Luca P Carloni* 

50.2 Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs
Anuj Pathania, Alexandru Irimiea, Alok Prakash, Tulika Mitra

**50.3** HARS: a Heterogeneity-Aware Runtime System for Self-Adaptive Multithreaded Applications *Jaeyoung Yun, Jinsu Park, Woongki Baek* 

**50.4** Accelerating Real-Time Embedded Scene Labeling with Convolutional Networks *Lukas Cavigelli, Michele Magno, Luca Benini* 

**50.5** SmartBalance: A Sensing-Driven Linux Load Balancer for Energy Efficiency of Heterogeneous MPSoCs *Santanu Sarma, Tiago R Muck, Luis A Bathen, Nikil Dutt, Alex Nicolau* 

**50.6** Optimizing Stream Program Performance on CGRA-based Systems *Hongsik Lee, Dong M Nguyen, Jongeun Lee* 

**53.1** Detecting hardware Trojans using backside optical imaging of embedded watermarks *Boyou Zhou, Ronen Adato, Mahmoud Zangeneh, Tianyu Yang, Aydan Uyar, Bennett Goldberg, Selim Unlu, Ajay Joshi* 

**53.2** Detecting Malicious Modifications of Data in Third Party Intellectual Property Cores Jeyavijayan Rajendran, Vivekananda Vedula, Ramesh Karri

**53.3** A Practical Circuit Fingerprinting Method Utilizing Observability Don't Care Conditions Carson J Dunbar, Gang Qu

### June 7-11, 2015 Moscone Center San Francisco, CA. United States

**53.4** Investigation of Obfuscation-based Anti-Reverse Engineering for Printed Circuit Boards *Zimu Guo, Jia Di, Mohammad Tehranipoor, Domenic Forte* 

**53.5** Leveraging On-Chip Voltage Regulators as a Countermeasure Against Side-Channel Attacks *Selcuk Kose, Weize Yu, Orhun Aras Uzun* 

**53.6** Highly Efficient Entropy Extraction for True Random Number Generators on FPGAs *Vladimir Rožić, Bohan Yang, Wim Dehaene, Ingrid Verbauwhede* 

**54.2** Design & Verification of Automotive SoC Firmware *Veit Kleeberger, Stefan Rutkowski, Ruth Coppens* 

**54.3** Model Based Testing of Automotive Software: Some Challenges and Solutions *Alexandre Petrenko, Omer Nguena Timo, Sethu Ramesh* 

**55.1** New Trends in Dark Silicon Jörg Henkel, Heba Khdr, Santiago Pagani, Muhammad Shafique

**55.2** Approximate Computing and the Quest for Computing Efficiency *Swagath Venkataramani, Srimat Chakradhar, Kaushik Roy, Anand Raghunathan* 

**55.3** Core vs. Uncore: Which Part of Silicon is Darker? *Yuan Xie, Hsiangyun Cheng, Jia Zhan, Jishen Zhao, Jack Sampson, Mary Jane Irwin* 

**56.1** A Generic Representation of CCSL Time Constraints for UML/MARTE Models Judith Peters, Robert Wille, Nils Przigoda, Ulrich Kühne, Rolf Drechsler

**56.2** Improving Worst-Case Cache Performance through Selective Bypassing and Register-Indexed Cache *Mohamed Ismail, Daniel Lo, G. Edward Suh* 

**56.3** PACO: Fast Average-Performance Estimation for Time-Randomized Caches *Suzana Milutinovic, Eduardo Quinones, Jaume Abella, Francisco J Cazorla* 

**56.4** Increasing Confidence in Measurement-Based Contention Bounds for Real-Time Round-Robin Buses *Gabriel A Fernandez, Javier Jalle, Jaume Abella, Eduardo Quinones, Tullio Vardanega, Francisco J Cazorla* 

**56.5** Deadline-Aware Task Scheduling for Solar-Powered Nonvolatile Sensor Nodes with Global Energy Migration *Daming Zhang, Yongpan Liu, Xiao Sheng, Jinyang Li, Tongda Wu, Chun Jason Xue, Huazhong Yang* 

**56.6** Efficient Design Space Exploration of Embedded Platforms *Martin Lukasiewycz, Florian Sagstetter, Sebastian Steinhorst* 

**57.1** Boolean Logic Optimization in Majority-Inverter Graphs *Luca Amaru, Pierre-Emmanuel Gaillardon, Giovanni De Micheli* 

June 7-11, 2015 Moscone Center San Francisco, CA. United States

**57.2** One-Pass Logic Synthesis for Graphene-Based Pass-XNOR Logic Circuits *Valerio Tenace, Andrea Calimera, Enrico Macii, Massimo Poncino, , , , , , , ,* 

**57.3** OSFA: A New Paradigm of Gate Sizing for Power/Performance Optimizations under Multiple Operating Conditions

Subhendu Roy, Derong Liu, Junhyung Um, David Z. Pan

**57.4** Scalable Sequence-Constrained Retention Register Minimization in Power Gating Design *Ting-Wei Chiang, Kai-Hui Chang, Yen-Ting Liu, Jie-Hong (Roland) Jiang* 

**57.5** Equivalence among Stochastic Logic Circuits and its Application *Te-Hsuan Chen, John P Hayes* 

**57.6** Randomness Meets Feedback: Stochastic Implementation of Logistic Map Dynamical Systems *Zhiheng Wang, Naman Saraf, Kia Bazargan, Arnd Scheel* 

**58.1** A Cross-Layer Design Exploration of Charge-Recycled Power-Delivery in Many-Layer 3D-IC *Runjie Zhang, Kaushik Mazumdar, Brett Meyer, Ke Wang, Kevin Skadron, Mircea Stan* 

**58.2** Optimal Control of PEVs for Energy Cost Minimization and Frequency Regulation in the Smart Grid Accounting for Battery State-of-Health Degradation *Tiansong Cui, Yanzhi Wang, Shuang Chen, Qi Zhu, Shahin Nazarian, Massoud Pedram* 

**58.3** Evaluating Battery Aging on Mobile Devices Jaeseong Lee, Yohan Chon, Hojung Cha

**58.4** Design for Low Test Pattern Counts Haluk Konuk, Elham Moghaddam, Nilanjan Mukherjee, Janusz Rajski, Deepak Solanki, Jerzy Tyszer, Justyna Zawada

**58.5** Generation of Close-to-Functional Broadside Tests with Equal Primary Input Vectors *Irith Pomeranz* 

**58.6** A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's *Weiwei Jiang, Kshitij Bhardwaj, Geoffray Lacourba, Steven M Nowick* 

**59.1** Nanowire-Aware Routing Considering High Cut-Mask Complexity *Yu-Hsuan Su, Yao-Wen Chang* 

**59.2** Optimizing Data Placement for Reducing Shift Operations on Domain Wall Memories *Xianzhang Chen, Edwin H.-M. Sha, Qingfeng Zhuge, Penglin Dai, Weiwen Jiang* 

**59.3** A SPICE Model of Flexible Transition Metal Dichalcogenide Field-Effect Transistors *Ying-Yu Chen, Zelei Sun, Deming Chen* 

### June 7-11, 2015 Moscone Center San Francisco, CA. United States

**59.4** Reliability-Aware Synthesis for Flow-based Microfluidic Biochips by Dynamic-device Mapping *Tsun-Ming Tseng, Bing Li, Tsung-Yi Ho, Ulf Schlichtmann* 

**59.5** PACOR: Practical Control-Layer Routing Flow with Length-Matching Constraint for Flow-Based Microfluidic Biochips *Hailong Yao, Tsung-Yi Ho, Yici Cai* 

**59.6** Monolayer Transition Metal Dichalcogenide and Black Phosphorous Transistors for Low Power Robust SRAM Design

Joydeep Rakshit, Runlai Wan, Kai T Lam, Jing Guo, Kartik Mohanram

**61.1** SoC Security Architecture: Current Practices and Emerging Needs *Eric Peeters* 

**61.2** Pre-Silicon Security Verification and Validation: A Formal Perspective *Xiaolong Guo, Raj Gautam Dutta, Yier Jin, Farimah Farahmandi, Prabhat Mishra* 

**61.3** Correctness and Security at Odds: Post-Silicon Validation of Modern SoC Designs Sandip Ray, Jin Yang, Abhishek Basak, Swarup Bhunia

**62.1** Joint Automatic Control of the Powertrain and Auxiliary Systems to Enhance the Electromobility in Hybrid Electric Vehicles *Yanzhi Wang, Xue Lin, Naehyuck Chang, Massoud Pedram* 

**62.2** Formal Methods for Semi-Autonomous Driving Sanjit A Seshia, Dorsa Sadigh, S. Shankar Sastry

**63.1** Integrated Power Management in IoT Devices Under Wide Dynamic Ranges of Operation *Samantak Gangopadhyay, Saad Bin Nasir, Arijit Raychowdhury* 

**63.2** Ambient Energy Harvesting Nonvolatile Processors: From Circuit to System Yongpan Liu, Zewei Li, Hehe Li, Yiqun Wang, Xueqing Li, Kaisheng Ma, Shuangchen Li, Meng-Fan Chang, Sampson John, Yuan Xie, Jiwu Shu

**64.1** ElasticCore: Enabling Dynamic Heterogeneity With Joint Core and Voltage/Frequency Scaling Mohammad Khavari Tavana, Mohammad Hossein Hajkazemi, Divya Pathak, Ioannis Savidis, Houman Homayoun

**64.2** Task Scheduling Strategies to Mitigate Hardware Variability in Embedded Shared Memory Clusters Abbas Rahimi, Daniele Cesarini, Andrea Marongiu, Rajesh Gupta, Luca Benini

**64.3** Including Variability of Physical Models into the Design Automation of Cyber-Physical Systems *Hamid Mirzaei Buini, Steffen Peter, Tony Givargis* 

### June 7-11, 2015 Moscone Center San Francisco, CA. United States

**64.4** PASS: Priority Assignment of Real-Time Tasks with Dynamic Suspending Behavior under Fixed-Priority Scheduling

Wen-Hung K Huang, Jian-Jia Chen, Husheng Zhou, Cong Liu

**64.5** Resource Usage Templates and Signatures for COTS Multicore Processors Gabriel A Fernandez, Javier Jalle, Jaume Abella, Eduardo Quinones, Tullio Vardanega, Francisco J Cazorla

**64.6** Dynamically Adaptive Scrubbing Mechanism for Improved Reliability in Reconfigurable Embedded Systems

Rui Santos, Shyamsundar Venkataraman, Akash Kumar

**65.1** Area-Efficient Pipelining for FPGA-Targeted High-Level Synthesis *Ritchie Zhao, Mingxing Tan, Steve Dai, Zhiru Zhang* 

**65.2** CMOST: A System-Level FPGA Compilation Framework *Peng Zhang, Muhuan Huang, Bingjun Xiao, Hui Huang, Jason Cong* 

**65.3** Avoiding Transitional Effects in Dynamic Circuit Specialisation on FPGAs *Karel Heyse, Dirk Stroobandt* 

**65.4** Efficient Memory Partitioning for Parallel Data Access in Multidimensional Arrays *Chenyue Meng, Shouyi Yin, Peng Ouyang, Leibo Liu, Shaojun Wei* 

**65.5** High-Level Synthesis of Error Detecting Cores through Low-Cost Modulo-3 Shadow Datapaths *Keith A Campbell, Pranay Vissa, David Z. Pan, Deming Chen* 

65.6 Physically Aware High Level Synthesis Design Flow

Masato Tatsuoka, Ryosuke Watanabe, Tatsushi Otsuka, Takashi Hasegawa, Qiang Zhu, Ryosuke Okamura, Xingri Li, Tsuyoshi Takabatake

**66.1** An Algorithmic Framework for Efficient Large-Scale Circuit Simulation Using Exponential Integrators *Hao Zhuang, Wenjian Yu, Ilgweon Kang, Xinan Wang, Chung-Kuan Cheng* 

**66.2** Variation Aware Cross-Talk Aggressor Alignment by Mixed Integer Linear Programming *Vladimir Zolotov, Peter Feldmann* 

**66.3** TA-FTA: Transition-Aware Functional Timing Analysis with A Four-Valued Encoding *Che-Chen Chang, Hsuan-Ming Huang, Louis Y.-Z. Lin, Charles H.-P. Wen* 

**66.4** An Efficient Algorithm for Statistical Timing Yield Optimization *S Ramprasath, Vinita Vasudevan* 

**66.5** Criticality-Dependency-Aware Timing Characterization and Analysis *Yu-Ming Yang, King Ho Tam, Iris Hui-Ru Jiang* 

June 7-11, 2015 Moscone Center San Francisco, CA. United States

66.6 A Timing Graph Based Approach to Mode Merging

Subramanyam Sripada, Murthy Palla

**67.1** Efficient Multivariate Moment Estimation via Bayesian Model Fusion for Analog and Mixed-Signal Circuits *Qicheng Huang, Chenlei Fang, Fan Yang, Xuan Zeng, Xin Li* 

**67.2** mTunes: Efficient Post-Silicon Tuning of Mixed-Signal/RF Integrated Circuits Based on Markov Decision Process *Manzil Zaheer, Fa Wang, Chenjie Gu, Xin Li* 

**67.3** Towards Enhancing Analog Circuits Sizing Using SMT-based Techniques *Ons Lahiouel, Sofiène Tahar, Mohamed H Zaki* 

**67.4** Verifying Inevitability of Phase-locking in a Charge Pump Phase Lock Loop using Sum of Squares Programming *Hafiz ul Asad, Kevin D Jones* 

**67.5** Adaptive Compressed Sensing Architecture in Wireless Brain-Computer Interface *Aosen Wang, Chen Song, Zhanpeng Jin, Wenyao Xu* 

**67.6** A Low Power Unsupervised Spike Sorting Accelerator Insensitive to Clustering Initialization in Sub-optimal Feature Space *Zhewei Jiang, Qi Wang, Mingoo Seok* 

**69.1** The SIMON and SPECK Lightweight Block Ciphers *Ray Beaulieu, Douglas Shors, Jason Smith, Stefan Treatman-Clark, Bryan Weeks, Louis Wingers* 

**69.2** EM Attack Sensor: Concept, Circuit, and Design-Automation Methodology Noriyuki Miura, Naofumi Homma, Yuichi Hayashi, Takafumi Aoki, Dasuke Fujimoto, Makoto Nagata

**69.3** Design and Integration Challenges of Building Security Hardware IP *Megan Wachs, Daniel Ip* 

**70.1** Achieving Power and Reliability Sign-Off for Automotive Semiconductor Designs *Ajay Kashyap, Sönke Grimpen, Shyam Sundaramoorthy* 

**72.1** Thermal Constrained Resource Management for Mixed ILP-TLP Workloads in Dark Silicon Chips *Heba Khdr, Santiago Pagani, Muhammad Shafique, Jörg Henkel* 

**72.2** Hayat: Harnessing Dark Silicon and Variability for Aging Deceleration and Balancing Dennis Gnad, Muhammad Shafique, Florian Kriebel, Semeen Rehman, Duo Sun, Jörg Henkel

**72.3** Network Footprint Reduction through Data Access and Computation Placementin NoC-Based Manycores. *Jun Liu, Jagadish B Kotra, Wei Ding, Mahmut Kandemir* 

### June 7-11, 2015 Moscone Center San Francisco, CA. United States

**72.4** Designing Time Partitions for Real-Time Hypervisor with Sufficient Temporal Independence *Matthias Beckert, Rolf Ernst* 

**72.5** Compiler Directed Automatic Stack Trimming for Efficient Non-Volatile Processors *Qingan Li, Mengying Zhao, Jingtong Hu, Yongpan Liu, Yanxiang He, Chun Jason Xue* 

**72.6** Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor *Mimi Xie, Mengying Zhao, Chen Pan, Jingtong Hu, Yongpan Liu, Chun Jason Xue* 

**73.1** Transient-Simulation Guided Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Post-Layout RF Circuits Leveraging Heterogeneous CPU-GPU Computing Systems *Lengfei Han, Zhuo Feng* 

**73.2** Parallel Circuit Simulation using the Direct Method on a Heterogeneous Cloud *Ahmed E Helal, Amr M Bayoumi, Yasser Y Hanafy* 

**73.3** An Efficient Algorithm for Frequency-Weighted Balanced Truncation of VLSI Interconnects in Descriptor form

Vinita Vasudevan, Ramakrishna Mokkapati

**73.4** Design Tools for Oscillator-Based Computing Systems *Tianshi Wang, Jaijeet Roychowdhury* 

**73.5** Layout-Dependent-Effects-Aware Analytical Analog Placement *Hung-Chih Ou, Kai-Han Tseng, Jhao-Yan Liu, I-Peng Wu, Yao-Wen Chang* 

**73.6** Cutting Structure-Aware Analog Placement Based on Self-Aligned Double Patterning with E-Beam Lithography

Hung-Chih Ou, Kai-Han Tseng, Yao-Wen Chang

**74.1** To Collect or Not to Collect: Just-in-Time Garbage Collection for High-Performance SSDs with Long Lifetimes

Sangwook Shane Hahn, Sungjin Lee, Jihong Kim

**74.2** Achieving SLC Performance with MLC Flash Memory Yu-Ming Chang, Yuan-Hao Chang, Tei-Wei Kuo, Yung-Chun Li, Hsiang-Pang Li

**74.3** Virtual Flash Chips: Rethinking the Layer Design of Flash Devices to Improve Data Recoverability *Ming-Chang Yang, Yuan-Hao Chang, Tei-Wei Kuo* 

**74.4** FlexLevel: a Novel NAND Flash Storage System Design for LDPC Latency Reduction *Jie Guo, Wujie Wen, Jingtong Hu, Danghui Wang, Hai Li, Yiran Chen* 

June 7-11, 2015 Moscone Center San Francisco, CA. United States

**74.5** Approximate Storage for Energy Efficient Spintronic Memories Ashish Ranjan, Swagath Venkataramani, Xuanyao Fong, Kaushik Roy, Anand Raghunathan

**74.6** A Synthesis Methodology for Application-Specific Logic-in-Memory Designs *H. Ekin Sumbul, Kaushik Vaidyanathan, Qiuling Zhu, Franz Franchetti, Larry Pileggi* 

**75.1** Pushing Multiple Patterning in Sub-10nm: Are We Ready? *David Z Pan, Lars Liebmann, Bei Yu, Xiaoqing Xu, Yibo Lin* 

**75.2** EUV and E-Beam Manufacturability: Challenges and Solutions *Yao-Wen Chang, R.G. Liu, Shao-Yun Fang* 

**75.3** Layout Optimization and Template Pattern Verification for DSA *Martin D. F. Wong, H.-S. Philip Wong, Zigang Xiao, He Yi, Daifeng Guo, Maryann Tung* 

**108.1** Virtual to the (Near) End – Using Virtual Platforms for Continuous Integration *Jakob Engblom* 

# **GENERAL CHAIR'S MESSAGE**

#### Dear Colleagues,

Welcome to the 52nd Design Automation Conference, once again in San Francisco: the cultural, commercial and financial center of Northern California. And for this week, San Francisco is the design automation capital of the world!

Led by the DAC executive committee, countless volunteers who help pull together the conference have excelled once again, bringing you a program filled with incredible research and industry presentations. Our 175+ vendors, an integral part of the conference ecosystem and great contributors to our success, will showcase recent technology advances in design automation, foundry solutions, embedded systems and software, and IP.

DAC is unique in bringing together industry and university researchers, designers, developers, vendors and training partners. There is no better conference for learning and networking, activities which of course aren't limited to the technical sessions. Join us for networking every day at 6:00pm: Monday and Tuesday for the first time on the show floor, and Wednesday on the Moscone Esplanade.

Our industry is doing well and achieved record revenue last year, according to an April 2014 EDAC report. It has also been a year of good news for DAC. We received record submissions for a slew of conference areas, including the research, designer and IP tracks, as well as for tutorials and collocated events. We're continuing our investment in embedded systems and software content, which as in recent years will make up a third of the program. We had more than 1,000 "I love DAC" registrations in the first week alone and more than 30,000 views of our weekly blog over the last nine months.

Here are some forthcoming #DAC52 highlights by the numbers:

- 4 amazing Keynote Sessions and 1 Visionary Moore's Law Talk
- 8 interesting SKY (short keynote) Talks
- 9 Tutorials, 9 Workshops, and 6 Colocated Conferences
- 2 Management Day Sessions
- 24 Special Sessions and Panels
- 27 Research Paper Sessions
- 21 Designer and IP Track Sessions, and a special poster networking session on Tuesday at 4:30pm.
- 6 training sessions on Thursday by Doulos

Make sure to check out the DAC pavilion program and make your way there for the twice daily SKY talks—we moved them to the exhibit floor to make it easier to attend and are featuring some very interesting speakers you don't want to miss.

With our mobile app we are making DAC more fun this year with a game called DAC Attack. You can find details online or just ask ask anyone with an official DAC shirt how to play and compete for several cool prizes including an Apple Watch.

Enjoy the #52DAC!



Anne Cirkel General Chair, 52<sup>nd</sup> DAC

### **TECHNICAL PROGRAM COMMITTEE**

X. Sharon Hu **Technical Program Co-Chair** Univ. of Notre Dame Notre Dame, IN

**Dhruva Acharyya** Advantest America, Inc.

Danny Bathen Intel Corp.

Vaughn Betz Univ. of Toronto

Eli Bozorgzadeh Univ. of California, Irvine

Bruce Childers Univ. of Pittsburgh

John Croix Cadence Design Systems, Inc.

Azadeh Davoodi Univ. of Wisconsin

Marco Di Natale Scuola Superiore Sant'Anna

Sheqin Dong Tsingua Univ.

Woflgang Ecker Infineon Technologies AG

Saverio Fazzari Booz Allen Hamilton, Inc.

**Fabrizio Ferrandi** Politecinco di Milano

Harry Foster Mentor Graphics Corp.

Adnreas Gerstlauer Univ. of Texas at Austin

Sandeep Goel Taiwan Semiconductor Manufacturing

Jie Gu Northwestern Univ.

Arne Hamann Robert Bosch GmbH

Christian Haubelt Univ. of Rostock Robert Aitken **Technical Program Co-Chair** ARM, Inc. San Jose, CA

Mohammad Abdullah Al Faruque Univ. of California, Irvine

Lars Bauer Karlsruhe Institute of Tech.

Swarup Bhunia Case Western Reserve Univ.

**Phillip Brisk** Univ. of California, Riverside

Chris Chu Iowa State Univ.

Florentin Dartu Taiwan Semiconductor Manufacturing Co., Ltd.

**Dionisio de Niz** Carnegie Mellon Univ.

Gero Dittman IBM Research - Zurich

Frederic Doucet Qualcomm, Inc.

Petru Eles Linkoping Univ.

**Peter Feldmann** D. E. Shaw Research

David Flynn ARM Ltd.

Siddharth Garg New York Univ.

**Swaroop Ghosh** Univ. of South Florida

Ann Gordon-Ross Univ. of Florida

Yajun Ha Institute for Infocomm Research

Andreas Hansson ARM Ltd.

Lei He Univ. of California, Los Angeles Zaid Al-Ars Delft Univ. of Tech.

Laleh Behjat Univ. of Calgary

Borzoo Bonakdarpour McMaster Univ.

Jian-Jia Chen Technische Univ. Dortmund

Sung Woo Chung Korea Univ.

Suman Datta Pennsylvania State Univ.

Qingxu Deng Northwestern Univ.

Ranier Doemer Univeristy of California, Irvine

Rolf Drechsler Univ. of Bremen

**Ibrahim (Abe) Elfadel** Masdar Institute of Science and Tech.

**Zhou Feng** Michigan Technological Univ.

**Domenic Forte** Univ. of Connecticut

Benedict Gaster Qualcomm Technologies, Inc.

Alain Girault

Dip Goswami Technische Univ. Eindhoven

Nagib Hakim Intel Corp.

Masanori Hashimoto Osaka Univ.

**Tsung-Yi Ho** National CHiao Tung Univ. Houman Homayoun George Mason Univ.

**H. Howie Huang** George Washington Univ.

Engin Ipek Univ. of Rochester

Eric Keiter Sandia National Laboratories

**Jihong Kim** Seoul National Univ.

Taemin Kim Intel Corp.

Smita Krishnaswamy Columbia Univ.

Sheng Li Intel Corp.

**Yongpan Liu** Tsingua Univ.

Alberto Macii Politecnico di Torino

**Ken Mai** Carnegie Mellon Univ.

Peter Marwedel Technische Univ. Dortmund

Jose Monteiro INESC-ID

**Vijaykrishnan Narayanan** Pennsylvania State Univ.

Seda Ogrenci-Memik Northwestern Univ.

Rajendran Panda Oracle Corp.

Sudeep Pasricha Colorado State Univ.

Linh Thi Xuan Phan Univ. of Pennsylvania

Marc Pouzet Ecole Normale Superieure

Gang Quan Florida International Univ.

**Binoy Ravindran** Virginia Polytechnic Institute and State Univ. **Jiang Hu** Texas A&M Univ.

Yu Huang Mentor Graphics Corp.

Ramkumar Jayaseelan Qualcomm Technologies, Inc.

Sunil Khatri Texas A&M Univ.

**John Kim** KAIST

Masaaki Kondo Univ. of Tokyo

Akash Kumar National Univ. of Singapore

**Yih-Lang Li** National Chiao Tung Univ.

Martin Lukasiewycz TUM CREATE Ltd.

Enrico Macii Politecnico di Tornino

Michail Maniatakos New York Univ. Abu Dhabi

Brett Meyer McGill Univ.

**Onur Mutlu** Arizona State Univ.

Gabriela Nicolescu Ecole Polytechnique de Montreal

Hyunok Oh Hanyang Univ.

Partha Panda Washington State Univ.

Ronald Perez Cryptography Research, Inc.

Massimo Poncino Politecnico di Tornio

**Qinru Qiu** Syracuse Univ.

Anand Raghunathan Purdue Univ.

Kaushik Ravindran National Instruments Corp. **Shiyan Hu** Michigan Technological Univ.

William Hung Synopsys, Inc.

Yier Jin Univ. of Central Florida

Jae-Joon Kim Pohang Univ. of Science and Tech.

Nam Suung Kim Univeristy of Wisconsin

Farinaz Koushanfar Rice Univ.

Hai Li Univ. of Pittsburgh

Ru-Gun Liu Taiwan Semiconductor Manufacturing Co., Ltd.

Roman Lysecky Univ. of Arizona

Paolo Maffezzoni Politecnico di Milano

Igor Markov Univ. of Michigan

Prabhat Mishra Univ. of Florida

Seetharam Narasimhan Intel Corp.

Umit Ogras Arizona State Univ.

Sule Ozev Arizona State Univ.

Mondira (Mandy) Pant Intel Corp.

Frederic Petrot TIMA Laboratory, CNRS/Grenoble

Miodrag Potkonjak Syracuse Univ.

Gang Qu Univ. of Maryland

Vijay Raghunathan Purdue Univ.

Garrett Rose Univ. of Tennessee Sanghamitra Roy Utah State Univ.

Patrick Schaumont Virginia Polytechnic Institute and State Univ.

Zili Shao Hong Kong Polytechnic Univ.

Youngsoo Shin KAIST

Satnak Singh Google, Inc.

Walter Stechele Technical Univ. of Munich

Mehdi Tehoori Karlsruhe Institute of Tech.

**Hiroyuki Tomiyama** Ritsumeikan Univ.

Marten an Dijk Univ. of Connecticut

Natesan Venkateswaran IBM Corp.

LI-C Wang Univ. of California, Santa Barbara

**Bin Wu** Qualcomm Technologies, Inc.

**Jiang Xu** Hong Kong Univ. of Science and Tech.

Jun Yang Univ. of Pittsburgh

Hao Yu Nanyang Technological Univ.

Hai Zhou Northwestern Univ. Ahmed-Reza Sadeghi Technische Univ. Darmstadt

Gunar Schirner Northeastern Univ.

Weiping Shi Texas A&M Univ.

Christina Silvano Politecnico di Milano

Saurabh Sinha ARM, Inc.

Daryl Stewart ARM, Ltd.

Jurgen Teich Universitat Erlangen-Nurnberg

Andres Torres Mentor Graphics Corp.

**Shobha Vasudevan** Univ. of Illinois

Massimo Violante Politecnico di Torino

Yu Wang Tsinghua Univ.

Fei Xie Portland State Univ.

**Chun Jason Xue** City Univ. of Hong Kong

**Zuochang Ye** Tsinghua Univ.

Haibo Zeng Virginia Polytechnic Institute and State Univ.

Cheng Zhou Intel Corp. Soheil Samil General Motors Company

Carl Sechen Univ. of Texas at Dallas

Yiyu Shi Missouri Univ. of Science and Tech.

Ozgur Sinanoglu New York Univ.

Frank Slomka Univ. of Ulm

**Cliff Sze** IBM T.J. Watson Research Center

Lothar Thiele Eidgenossische Technische Hochschule

Antonino Tumeo Pacific Northwest National Laboratory

Miroslav Velev Aries Design Automation, LLC

Natarajan Viswanathan IBM Systems and Tech. Group

**Steven Wilton** Univ. of British Columbia

Yuan Xie Univ. of California, Santa Barbara

Chia-Lin Yang National Taiwan Univerity

**Evangeline F.Y. Young** Chinese Univ. of Hong Kong

**Xuan Zeng** Fudan Univ.

Avi Ziv IBM Research - Haifa

### **INDUSTRY LIAISON COMMITTEE**

Industry Advisory Chair **Rob van Blommestein** S2C, Inc. San Jose, CA

Robert Beanland Atrenta, Inc. San Jose, CA

**Graham Bell** Real Intent, Inc. Sunnyvale, CA

Dagmar Berendes Lambrecht Cadence Design Systems, Inc. San Jose, CA

Michelle Clancy Cayenne Communication Sunnyvale, CA

**Diana Dearin** Mentor Graphics Corp. Wilsonville, OR

Robert Gardner EDA Consortium San Jose, CA

**Mike Gianfagna** eSilicon Corp. San Jose, CA Susie Horn MP Associates, Inc. Louisville, CO

**Mike Munsey** Dassault Systems Waltham, MA

Yukair Ohno ANSYS, Inc. San Jose, CA

**Tom Quan** Taiwan Semiconductor Manufacturing Company, Ltd. San Jose, CA

Herta Schreiner Synopsys, Inc. Mountain View, CA

**Pippa Slayton** Oski Tech., Inc. Mountain View, CA

**Bob Smith** Uniquify San Jose, CA

# STRATEGY COMMITTEE

Vice Chair Charles Alpert Cadence Design Systems, Inc. Austin, TX

**Bill Billowitch** Doulos San Jose, CA

Ramesh Chandra Qualcomm Technologies, Inc. San Diego, CA

Yirng-An Chen Marvell Semiconductor, Inc. San Jose, CA

Anne Cirkel Mentor Graphics Corp. Portland, OR

Michelle Clancy Cayenne Communication San Jose, CA

Craig Cochran Cadence Design Systems, Inc. San Jose, CA

**Sri Ganta** Broadcom Corp. San Jose, CA **Bob Gardner** EDA Consortium San Jose, CA

Wolski Guntram Cisco Systems, Inc. San Jose, CA

Mahesh lyer Altera Corp. San Jose, CA

Shankar Krishnamoorthy Mentor Graphics Corp. Wilsonville, OR

**Michael 'Mac' McNamara** Adapt IP San Jose, CA

**Mojy Chian** Silicon Cloud International Pte Ltd. Singapore

Kurt Shuler Arteris Sunnyvale, CA Amir Salek Google, Inc. Mountain View, CA

Aveek Sarkar ANSYS, Inc. San Jose, CA

Frank Schirrmeister Cadence Design Systems, Inc. San Jose, CA

Tiffany Sparks ARM, Inc./EDAC Rep. San Jose, CA

Yatin Trivedi Synopsys, Inc. San Jose, CA

Rob Van Blommstein S2C, Inc. San Jose, CA

# **DESIGNER TRACK COMMITTEE**

**Designer Track Co-Chair** 

**Debashis Bhattacharya** 

Plano, TX

Futurewei Technologies Inc.

Designer Track Co-Chair Daniel Bourke Cadence Design Systems, Inc. San Jose, CA

#### **Back End Designer Track Committee**

Ruggero Castagnetti - Chair Avago Technologies San Jose, CA

**Yatin Trivedi - Chair** Synopsys, Inc. Mountain View, CA

**Binu Abraham** Apache Design San Jose, CA

Jarrod Brooks Cypress Semiconductor Corp. Lexington, KY

Jovanka Ciric Vujkovic Synopsys, Inc. Mountain View, CA

Gilda Garreton Oracle Corp. Redwood Shores, CA

Rune Jensen Microsoft Corp. Cupertino, CA

Jianwen Jin Marvell Semiconductor, Inc. Santa Clara, CA

Masanori Kurimoto Mitsubishi Electric Corp. Himeji, Japan

#### ESS Designer Track Committee

**Debashis Bhattacharya - Chair** Futurewei Technologies Inc. Plano, TX

Jan Rellermeyer - Chair IBM Research - Austin Austin, TX

Jason Andrews Carbon Design Systems Ham Lake, MN

Michael Brogioli Rice Univ. Houston, TX

Pat Brouillette Roku, Inc. Tempe, AZ Koen Lampaert Broadcom Corp. Irvine, CA

Hao Lee Broadcom Corp. San Francisco, CA

Zhou Li Cadence Design Systems, Inc. Austin, TX

Sachin Mathur STMicroelectronics Greater Noida, India

Rob Metcalfe Cadence Design Systems, Inc. San Francisco, CA

Murali Natarajan Marvell Semiconductor, Inc. Santa Clara, CA

Abishek Nigam STMicroelectrics Noida, India

Sanjay Patil Cadence Design Systems, Inc. San Jose, CA

Sumbal Rafiq Applied Micro, Inc. Sunnyvale, CA

Alex Chandra Futurewei Technologies Inc. Plano, TX

**Ted Gribb** PolyCore Software Burlingame, CA

Susmit Jha United Technologies Research Center Hillsboro, OR

Laurent Maillet-Contoz STMicroelectronics Grenoble Cedex, France

Amitabh Menon Qualcomm, Inc. San Jose, CA Vivek Rajan Intel Corp. Hillsboro, OR

Satish Raj Qualcomm, Inc. San Diego, CA

Kuldeep Singh Oracle Corp. Santa Clara, CA

Cliff Sze IBM T.J. Watson Research Center Austin,TX

Venugopal Thammana Intel Corp. Portland, OR

Badhri Uppiliappan Analog Devices, Inc. Norwood, MA

Lata Valluri Mentor Graphics Corp. Fremont, CA

Tim Whitfield ARM Ltd. HsinCHu Science Park, Taiwan

Andrew Putnam Microsoft Research Seattle, WA

Michael Solka Coherent Logix Austin, TX

Alicia Strang Cadence Design Systems, Inc. Irvine, CA

**Colin Walls** Mentor Graphics Corp. Newbury, United Kingdom

#### Front End Designer Track Committee

Jennifer Hwang - Chair Quick Logic Sunnyvale, CA

Erik Seligman - Chair Intel Corp. Hillsboro, OR

Mehbub Ali Intel Corp. San Francisco, CA

Srinath Atluri Xpliant, Inc. San Jose, CA

Amit Baranwal Microsoft Corp. Mountain View, CA

Aviv Barkai Intel Corp. Haifa, Israel

Suhas Belgal Consultant Los Gatos, CA

Robert Carden IV Marvell Semiconductor, Inc. Aliso Viejo, CA

Lawrence Ching Boeing El Segundo, CA

Dan Cohen Google, Inc. San Jose, CA Jayendra Dwaraka Bhamidipatti Intel Corp. Bangalore, India

Abdul Elaydi Marvell Semiconductor, Inc. Santa Clara, CA

Rajesh Goel Qualcomm, Inc. San Diego, CA

**David Goldberg** Qualcomm Atheros, Inc. San Jose, CA

Steve Grout Consultant Tampa, FL

**Shankar Hemmady** Synopsys, Inc. Mountain View, CA

Sushma Honnavara Prasad Google, Inc. Santa Clara, CA

Robert Kaye ARM Ltd. Cambridge, United Kingdom

**Carey Kloss** Nervana Systems, Inc. Milpitas, CA

Nitin Mhaske Atrenta Inc. Austin, TX

Anshuman Nadkarni NVIDIA Cupertino, CA Harsh Patel Mentor Graphics Corp. San Francisco, CA

Wolfgang Roezner IBM Systems and Tech. Group Austin, TX

Rob Shearer Microsoft Corp. Redmond, WA

Stacey Secatch Seagate Tech., LLC Longmont, CO

Poonam Singh Broadcom Corp. Santa Clara, CA

Krishnan Sundaresan Oracle Corp. Santa Clara, CA

Annette Upton Intel Corp. San Francisco, CA

Miroslav Velev Aries Design Automation Chicago, IL

William Wallace Texas Instruments, Inc. Richardson, TX

Shan Yan Broadcom Corp. Irvine, CA

# **IP COMMITTEE**

IP Track Chair **Michael 'Mac' McNamara** Adapt-IP Palo Alto, CA

McKenzie Mortensen – Sub Committee Chair IPextreme Campbell, CA

**Clark Chen** Taiwan Semiconductor Manufacturing Co., Ltd. HsinChu, Taiwan

Heather Monigan Intel Corp. Chandler, AZ

**Devin Persaud** Cadence Design Systems, Inc. San Jose, CA Warren Savage IPextreme Campbell, CA

Brenda Westcott ARM, Inc. Fremont, CA

**Farzad Zarrinfar** Mentor Graphics Corp. Livermore, CA

**Yervant Zorian** Synopsys, Inc. Mountain View, CA

### SPECIAL SESSION COMMITTEES

Special Session Chair **Robert Aitken** ARM, Inc. San Jose, CA

Subhasish Mitra Stanford Univ. Stanford, CA

Naehyuck Chang Korea Advanced Institute of Science and Tech. Daejeon, Korea **Eli Chiprout** Intel Corp. Hillsboro, OR

### **PR/MARKETING COMMITTEE**

Michelle Clancy **PR/Marketing Committee Chair** Cayenne Communication Sunnyvale, CA

Danielle Arnold Atrenta San Jose, CA

Brett Cline Cadence Design Systems, Inc. San Jose, CA

Paul Cohen EDA Consortium San Jose, CA John Day Automotive Electronics Kalamazoo, MI

Brian Fuller Cadence Design Systems, Inc. San Jose, CA Joe Hupcey Mentor Graphics Corp. San Jose, CA

Rob van Blommestein – ILC Chair S2C Inc. San Jose, CA

# DAC SPONSORS COMMITTEE

IEEE CEDA **David Atienza** EPFL-STI-IEL-ESL, Station 11 Lausanne, Switzerland

SCC Chair **Bob Gardner** EDA Consortium 3081 Zanker Road San Jose, CA 95134

IEEE CEDA Representative Shishpal Rawat Intel Corp. MS FM5-108 Folsom, CA 95630 ACM/SIGDA Chair **Naehyuck Chang** Korea Advanced Institute of Science and Tech. Dept. of EE 2914 Yuseong-Gu Daehak Road Daejeon, Republic of Korea 305701

Finance Chair **Patrick Groeneveld** Synopsys, Inc. 700 E. Middlefield Rd. Mountain View, CA 94043

EDAC Representative **Tiffany Sparks** ARM, Inc. 150 Rose Orchard Way San Jose, CA 95134 General Chair Anne Cirkel Mentor Graphics Corp. 8005 S.W. Boeckman Rd. Wilsonville, OR 97070-777

ACM/SIGDA Representative **Farah Kahn** Association for Computing Machinery 2 Penn Plaza Suite 701 New York, NY

# **BEST PAPER AWARD COMMITTEE**

**Cheng-Kok Koh** Purdue Univ. West Lafayette, IN

**Grant Martin** Cadence Design Systems, Inc. San Jose, CA

Karem Sakallah Univ. of Michigan Ann Arbor, MI

**Ulf Schlichtmann** Technical Univ. of Meunchen Munich, Germany

Rob Aitken ARM, Inc. San Jose, CA

**Yao-Wen Chang** National Taiwan Univ. Taipei, Taiwan

**Kiyoung Choi** Seoul National Univ. Seoul, Republic of Korea

Jorg Henkel Karlsruhe Institute of Tech. Karlsruhe, Germany

# **ORGANIZERS – PANELS, SPECIAL SESSIONS, PAVILION PANELS**

Rob Aitken ARM, Inc.

Henry Broodney IBM Corp.

Yao-Wen Chang National Taiwan Univ.

Carole Dunn Mentor Graphics Corp.

Harry Foster Mentor Graphics Corp.

Yier Jin Univ. of Central Florida

Saibal Mukhopadhyay Georgia Institute of Tech.

Ravi Ravikumar ANSYS, Inc.

Muhammad Shafique Karlsruhe Institute of Tech. Mohammad Al Faruque Univ. of California, Irvine

Sabina Burns Synopsys, Inc.

Anne Cirkel Mentor Graphics Corp.

Wolfgang Ecker Infineon Technologies AG

Bob Gardner EDA Consortium

Andrew Kahng Univ. of California at San Diego

David Pan Univ. of Texas at Austin

Ahmad-Reza Sadeghi Technische Universität Darmstadt

Qi Wang Cadence Design Systems, Inc. **Tom Anderson** Breker Verification Systems, Inc.

Samarji Chakraborty Technische Universität München

Anthony Cooprider Ford Motor Co.

Saverio Fazzari Defense Advanced Research Projects Agency Jorg Henkel Karlsruhe Institute of Tech.

Lucio Lanza Lanza TechVentures

Laura Parker Mentor Graphics Corp.

Kazuo Sakiyama Univ. of Electro-Communications

Marilyn Wof Georgia Institute of Tech. Graham Bell Real Intent, Inc.

Vikas Chandra ARM Ltd.

Suman Datta Pennsylvania State Univ.

Gene Forte Mentor Graphics Corp.

James Hogan Vista Ventures

Michael McNamara Adapt-IP

**Ilia Polian** Univ. of Passau

Patrick Schaumont Virginia Polytechnic Institute and State Univ.

**Qi Zhu** Univ. of California, RIverside

#### Automotive Co-Chair **Samarji Chakraborty** Technical Univ. of Munich Munich, Germany

Marco Di Natale – Sub-Committee Chair Scuola Superiore Sant'Anna Pisa, Italy

**Wolfgang Ecker** Infineon Technologies AG Neubiberg, Germany

**Dip Goswami** Technische Univ. Eindhoven Eindhoven, The Netherlands

Yajun Ha Institute for Infocomm Research Singapore Automotive Co-Chair Anthony Cooprider Ford Motor Company Dearborn, MI

**AUTOMOTIVE COMMITTEE** 

Arne Hamann Robert Bosch GmbH Schwieberdingen, Germany

Martin Lukasiewycz TUM CREATE Ltd. Singapore

Kaushik Ravindran National Instruments Corp. Berkeley, CA

Soheil Samii General Motors Company Warren, MI Walter Stechele Technical Univ. of Munich Munich, Germany

Massimo Violante Politecnico di Torino Torino, Italy

**Haibo Zeng** Virginia Polytechnic Institute and State Univ. Blacksburg, VA

# PANEL CONTRIBUTORS

**Graham Bell** Real Intent Sunnyvale, CA

**Gene Forte** Mentor Graphics Corp. Wilsonville, OR

Valeria Bertacco Univ. of Michigan Ann Arbor, MI

Anne Cirkel Mentor Graphics Corp. Wilsonville, OR

**Saverio Fazzari** Booz Allen Hamilton, Inc. Clarksville, MD

Harry Foster Mentor Graphics Corp. Wilsonville, OR

Ramesh Karri New York Univ. Brooklyn, NY

Andrew B. Kahng Univ. of California at San Diego La Jolla, CA

Hai Li Univ. of Pittsburgh Pittsburgh, PA

**Debajani Majhi** Broadcom Corp. San Diego, CA

Mac McNamara Adapt-IP Paolo Alto, CA

Natesan Venkateswaran IBM Corp. Hopewell Junction, NY

### MONDAY KEYNOTE ADDRESS

June 8, 2015 Gateway Ballroom

9:20am

# Google Smart Lens: IC Design and Beyond

# Brian Otis - Google, Inc., Mountain View, CA

Abstract: We have amazingly sparse access to information about our own bodies. Indeed, the healthier we are, the less data we collect. Technologies to continually monitor critical biomarkers are still in their infancy, but continuing advances in chip design and biocompatible system integration will help define the next generation of these devices. Against the backdrop of the Google Smart Contact Lens platform, I'll share thoughts on the scarcity of power, extreme miniaturization, and end-to-end connected systems that span the design space from transistors to the cloud. Along the way, I'll cover chip design techniques for body-worn systems and wireless sensors and present examples of constantly-connected devices for improving healthcare. These areas present tough unsolved problems at the interface between the IC and the outside world that cannot be solved by transistor Tech. scaling alone. The interface between silicon and the human body is highly variable, erratic, and messy. This unpredictability impacts sensor performance, RF/electromagnetic performance, system reliability, tolerability and comfort, etc. Several future applications will demand thin-film realization and biocompatibility of complex systems. Novel power sources, low power IC design techniques, microscale user interface technologies, and new system integration techniques will be a few of the enabling technologies for these emerging systems.



**Biography:** Dr. Brian Otis is a Director at Google [x] and a Research Associate Professor at the Univ. of Washington, Seattle. He received a B.S. in electrical engineering from the Univ. of Washington, Seattle, and a M.S. and Ph.D. degree in electrical engineering from the Univ. of California, Berkeley. He joined the faculty of the Univ. of Washington in 2005 where he founded a chip design research lab that develops tiny, low power wireless chips for a variety of applications (neural recording, implantable devices, wearable on-body wireless sensors, environmental monitoring, etc). He has previously held positions at Intel Corp. and Agilent Technologies and has been with Google Inc since 2012. He is a founder of Google [x]'s smart contact lens project and leads the Microsystems group at Google Life Sciences. He has served as a member of the Technical Program Committee of the International Solid-State Circuits Conference (ISSCC) and Associate Editor of the Journal of Solid State Circuits (JSSC). His research interests include low

power SoC design, exploring limitations of power and size of wireless systems, and the realization of novel biomedical devices.

# TUESDAY VISIONARY TALK ADDRESS

June 9, 2015 Gateway Ballroom

9:00am

# Moore's Law at Fifty: No End in Sight

# Vivek Singh - Intel Corp., Hillsboro, OR

**Abstract:** Moore's Law is an observation that a transistor – the fundamental building block of the digital age – will decrease in cost at a steady, exponential rate. This decrease in cost as well as transistor size over the past 50 years has also led to dramatic increases in compute power and energy efficiency and transformed our world with ever-more powerful smart phones, tablets, personal computers and data centers. It has also enabled computing to become a powerful yet invisible force in our homes, offices, cars, factories and much more. These imperatives are the reason Moore's Law will continue, and motivated teams will continue to find innovative solutions to the engineering challenges of the day, just as they have in the past. This talk will provide some examples of how complex problems have been overcome in recent technology nodes, including those from the field of Computational Lithography. Inverse Lithography and Source Mask Optimization are two such examples that have helped extend the life of 193 patterning. Such innovations, fed by a rich technology pipeline, give us confidence that Moore's Law will continue.



**Biography:** Vivek Singh is an Intel Fellow and director of computational lithography in Intel's Technology and Manufacturing Group.

He is responsible for all of Intel's CAD and modeling tool development in full chip OPC, lithography verification, rigorous lithography modeling, next-generation lithography selection, inverse lithography technologies and double patterning. He also represents Intel on several external Design for Manufacturability (DFM) forums, and is currently President of the Lithography Workshop. He holds over 20 patents, has published over 50 technical papers and he and his team have won Four Intel Achievement Awards.

Singh graduated from the Indian Institute of Technology in Delhi with a bachelor's degree in chemical engineering in 1989. He earned a master's degree in chemical engineering in 1990, a Ph.D. minor in electrical engineering in 1993, and a Ph.D. in chemical engineering in 1993, all

from Stanford University.

### TUESDAY KEYNOTE ADDRESS

June 9, 2015 Gateway Ballroom

9:15am

# The Design of Innovation That Drives Tomorrow

# Jeffrey Owens - Delphi Automotive, Troy, MI

Abstract: When people think of high tech devices, they rarely think of their cars, trucks or vans. Similar to the computational power of the human brain, today's vehicles possess more processing power than anything most consumers own or will purchase. A typical car is equipped with more than 50 computers designed to operate at automotive grade capabilities for an extended period of time. Vehicle manufacturers and automotive suppliers around the world are responding to a myriad of consumer preferences and regulatory initiatives -- including enhanced safety features, increased fuel economy, reduced emissions and connectivity. Vehicles of the future will require increased amounts of embedded software and electrical/electronic systems. Addressing this dynamic will require significant design automation aids to handle extreme complexity. Electronics and design automation will play a critical role in shaping the future of automotive by providing design Tech. that helps save lives, protect the environment and provide a satisfying in-car experience for drivers and passengers alike.



**Biography:** Jeffrey J. Owens is chief Tech. officer and executive vice president of Delphi Automotive, a \$17B global automotive systems supplier. Owens is responsible for the enterprise information Tech. function and Delphi's global engineering organization, which includes more than 19,000 technologists located in 15 major technical centers. Owens leads the company's innovation strategies while driving advanced technologies supporting the global megatrends of safe, green and connected. Owens has served in a variety of engineering, manufacturing, finance and product line assignments. He served as president of Delphi Asia Pacific from 2006 to 2009. In his most recent assignment, Owens served as president of Delphi's Electronics & Safety division, establishing key growth product lines including active safety, power electronics for EV/HEVs and consumer connectivity electronics. Owens earned a bachelor's degree in engineering from Kettering Univ. and a master's degree in business from Ball State Univ. He currently serves as chairman of the Kettering Univ. Board of Trustees.

# WEDNESDAY KEYNOTE PANEL

June 10, 2015

Gateway Ballroom 9:00am

# Cyber Threats to Connected Cars: Staying Safe Requires More Than Following the Rules of the Road

# Jeffrey Massimilla – General Motors Company, Warren, MI Craig Smith – Theia Labs / OpenGarages.org / IATC, Seattle, WA

**Abstract**: Mobile computing has emerged as the largest Tech. platform ever deployed in human history. It is transforming our society, our economy and our everyday life in unforeseen and unprecedented ways. Combination of ever improving computing power driven by Moore's law and seamless wireless communication is enabling an array of innovative products and services. Trend towards ubiquitous computing is accelerating, where countless small embedded processors are connected wirelessly to the cloud. Moving toward next decade, mobile computing with increased reliability and wireless capacity in concert with internet of everything and cloud computing will sustain the industrial growth. Mobile devices drive a natural trend toward Tech. integration to achieve desired form factor, cost, battery life and performance. Key Tech. drivers include energy management, heterogeneous computing, novel brain inspired computer architectures, semiconductor process Tech. innovations, monolithic 3D integration, advanced thermal mitigation, new memory Tech. and smart RF. Advent of reliable, scalable and secure wireless Tech. will be crucial in sustaining the mobile computing market growth. In this talk, we will review the state of the art in mobile computing and related key Tech. drivers.



**Biography:** Jeffrey Massimilla was named chief product cybersecurity officer, Vehicle and Vehicle Services Cybersecurity for General Motors Company effective September 2nd, 2014. This role, was expanded from Massimilla's most recent position as director, vehicle cybersecurity.

Massimilla is responsible for leading the team that is developing and implementing protocols and strategies to reduce the risks associated with cybersecurity threats related to the vehicle and vehicle connected services. Prior to this role, he served as the engineering manager, Next-Generation Infotainment Systems and Integrations. During his time in this role, Massimilla led the development and launch of a fully new vehicle infotainment system. Joining GM in 2001, as a design release

engineer, Massimilla held multiple roles both in electrical and vehicle product program engineering creating solutions for various in-vehicle components. Jeff holds a Bachelor's Degree in Electrical Engineering from the Univ. of Michigan and Master's degrees in Industrial and Manufacturing Engineering and Business Administration from the Univ. of Michigan.



**Biography:** Craig Smith is the founder of OpenGarages.org, a community driven vehicle research and exploration group. Craig also runs a security consulting firm, Theia Labs, which specializes in reverse engineering and automotive security. Craig has participated as a mentor for several automotive hack-a-thons with Battelle, US Cyber Camp and H3. He also published the 2014 Car Hacker's Manual which is available for free under the Creative Commons license. Craig has produced several open source tools and utilities to accelerate learning and research. Some of these tools include a web based group CAN bus sniffing tool, a tool to fingerprint active BUS network to determine make and model of a vehicle passively without causing network traffic, as well as some penetration testing tools targeted to vehicle communications.

Craig Smith currently works closely with automotive manufactures, after market specialists, government organizations and public awareness groups like I am the Calvary (IATC). Craig focuses on collaboration efforts between independent researchers and industry groups entering the array of internet connected equipment. He recently moved to Seattle and started an Open Garage there at Crash Industries.



**Moderator Biography:** John McElroy is the host of "Autoline Daily" the first industry webcast of industry news and analysis. He is also the host of the television program "Autoline This Week," an Emmy Award-winning, weekly half-hour discussion program featuring top automotive executives and journalists. McElroy also hosts "Autoline After Hours," the first regularly scheduled live webcast about the industry. The shows can be seen online at www.autoline.tv McElroy also broadcasts daily segments on WWJ Newsradio 950, the CBS affiliate in Detroit. He writes a monthly op-ed article for Ward's Auto World.

### THURSDAY KEYNOTE ADDRESS

June 11, 2015

Gateway Ballroom 9:15am

# **Electronics for the Human Body**

# John Rogers – Univ. of Illinois at Urbana-Champaign

**Abstract**: Biology is soft, curvilinear and adaptable; silicon Tech. is rigid, planar and immutable. Electronic systems that eliminate this profound mismatch in properties create opportunities for devices that can intimately integrate with the body, for diagnostic, therapeutic or surgical function with important, unique capabilities in biomedical research and clinical healthcare. Over the last decade a convergence of new concepts in materials science, mechanical engineering, manufacturing techniques and device designs has led to the emergence of diverse classes of 'biocompatible' electronics. This talk describes the key ideas, with examples ranging from 'cellular-scale' light emitting diodes that can be injected into the brain for optogenetic behavioral control to bioresorbable electronics that can serve as non-antibiotic bacteriocides for treating surgical site infections.



**Biography:** Professor John A. Rogers obtained BA and BS degrees in chemistry and in physics from the Univ. of Texas, Austin, in 1989. From MIT, he received SM degrees in physics and in chemistry in 1992 and the PhD degree in physical chemistry in 1995. From 1995 to 1997, Rogers was a Junior Fellow in the Harvard Univ. Society of Fellows. He joined Bell Laboratories as a Member of Technical Staff in the Condensed Matter Physics Research Department in 1997, and served as Director of this department from the end of 2000 to 2002. He is currently Swanlund Chair Professor at Univ. of Illinois at Urbana/Champaign, with a primary appointment in the Department of Materials Science and Engineering, and joint appointments in several other departments, including Chemistry. He is Director of the Seitz Materials for unusual electronic and photonic devices, with an

emphasis on bio-integrated and bio-inspired systems. He is a member of the National Academy of Engineering and the American Academy of Arts and Sciences. He won a MacArthur Fellowship in 2009, the Lemelson-MIT Prize in 2011 and the Smithsonian Award for Ingenuity in the Physical Sciences in 2013.

# **TECHNICAL PANEL ABSTRACTS**

#### SESSION 18: Design for Hardware Security: Can You Make Cents of It? TUESDAY June 09, 1:30pm - 3:00pm | Room 300 TRACK: SECURITY | TOPIC AREA: SECURITY

# **Moderator:** Saverio Fazzari - Defense Advanced Research Projects Agency, Washington, DC **Organizer:** Saverio Fazzari - Defense Advanced Research Projects Agency, Washington, DC

Given the proliferation of counterfeit electronics in the supply chain, recent breaches at major retailers and the evergrowing Internet of Things, there is evidence that electronic hardware is the "new frontier" for security compromise. Yet the protection of hardware continues to take a back seat to software in cyber-defense. How real is the problem of hardware security? Should there be a stronger push to develop and deploy security techniques in design? Finally, is there money to be made in hardware security? Who benefits and who pays?

#### Panelists:

Ingrid Verbauwhede - Katholieke Univ. Leuven, Belgium Siva G. Narendra - Tyfone, Inc., OR Vincent Zimmer - Intel Corp., Seattle, WA Dino A. DaiZovi - New York Univ., New York, NY Lisa McIlrath - Raytheon BBN Technologies, Cambridge, MA

#### SESSION 28: Does DFM Now Stand for "Don't Forget About Me"? TUESDAY June 09, 4:30pm - 6:00pm | Room 304 TRACK: EDA | TOPIC AREA: DESIGN FOR MANUFACTURABILITY

Moderator: Andrew B. Kahng - Univ. of California at San Diego, San Diego, CA Organizer: Andrew B. Kahng - Univ. of California at San Diego, San Diego, CA

At 20nm and below, manufacturing techniques have led to a regime of extreme rule-based IC design. Design for manufacturability has been replaced by "design-Tech. co-optimization": ground rules from foundries, libraries from IP providers, place-and-route tools from EDA vendors. But, while designers might now have freedom-from-choice, today's reality is one of long design cycles, with poor incremental value at leading-edge nodes. Why is this happening? How much of the value proposition of a new Tech. is lost in making it accessible to designers? Who is responsible for losing this value?

#### Panelists:

Mahbub Rashed - GLOBALFOUNDRIES, Cupertino, CA Kee Sup Kim - Synopsys, Inc., Mountain View, CA Karim Arabi - Qualcomm Technologies, Inc., San Diego, CA Julien Ryckaert - IMEC, Leuven, Belgium Vivek Singh - Intel Corp., Hillsboro, OR

#### SESSION 40: Are You Ready for the Rigors of Automotive Reliability? WEDNESDAY June 10, 1:30pm - 3:00pm | Room 303 TRACK: AUTOMOTIVE | TOPIC AREA: AUTOMOTIVE SYSTEMS

**Moderator:** Matthew Hogan - *Mentor Graphics Corp., Wilsonville, OR* **Organizer:** Gene Forte - *Mentor Graphics Corp., Wilsonville, OR* 

The electronics design community is looking to the automotive market with new eyes as the digital content of modern vehicles is skyrocketing. While everyone would like a piece of the pie, are potential new market entrants really prepared for the rigors of automotive electronics reliability? Is it possible to adapt existing designs to meet the reliability requirements of automotive systems? What about in-vehicle infotainment systems: from a reliability standpoint, are they just like consumer products, or do they have their own special requirements? What technical, process and cultural changes are needed to be successful in transportation industries?

#### Panelists:

Ofer Tamir - TowerJazz, Netanya, Israel Ertugrul Demircan - Freescale Semiconductor, Inc., Eugene, OR Ron Miller - Delphi Automotive, Kokomo, IN Ray Notarantonio - Infineon Technologies Americas, Livonia, MI

#### SESSION 48: Scalable Verification: Evolution or Revolution? WEDNESDAY June 10, 4:30pm - 6:00pm | Room 304 TRACK: EMBEDDED SYSTEMS TOPIC AREA: TEST AND VERIFICATION

Moderator: Brian Baily – Semiconductor Engineering, Beaverton, OR Organizers: Graham Bell – Real Intent, INc., Sunnyvale, CA Harry Foster - Mentor Graphics Corp., Plano, TX

The EDA industry has made great strides in improving IP blocks and subsystem designs through the adoption of industry verification standards, such as SystemVerilog, Unified Power Format (UPF), Unified Coverage Interoperability Standard (UCIS), and the Universal Verification Methodology (UVM). While the industry generally agrees on methodologies used to verify IP blocks or subsystems, we lack consensus on approaches required to verify SoC integration and system-level functionality of embedded systems. Can existing standards and methodologies be extended to address system-level challenges, or are new approaches required?

#### Panelists:

Hillel Miller - Freescale Semiconductor, Inc., Austin, TX Mark Glasser - NVIDIA Corp., Santa Clara, CA Ali Habibi - Qualcomm, Inc., San Diego, CA Steven Jorgensen - Hewlett-Packard Co., Sacramento, CA Bill Greene - ARM Ltd., Austin, TX

SESSION 71: The Long and Winding Road to IoT Connectivity: Are We There Yet? THURSDAY June 11, 4:00pm - 5:30pm | Room 304 TRACK: EDA TOPIC AREA: GENERAL INTEREST

Moderator: Nick Sargologos - Freescale Semiconductor, Inc., Austin, TX

The anticipated vast growth of IoT devices and applications will be demanding for current network operators: this large scale deployment of potentially inefficient, insecure and even defective IoT devices can lead to critical challenges that impair connectivity for all users, or even worse, bring the network down completely. The way forward is like a winding road: What is the best IoT connectivity solution to address the key challenges of signaling, security, presence detection, power consumption and bandwidth? Will WiFi or low-power radio interfaces suffice, or will we need something new?

#### Panelists:

Aveek Sarkar - ANSYS, Inc., San Jose, CA Alex Jinsung Choi - SK Telecom Co., Ltd., Seoul, Republic of Korea Oleg Logvinov - IEEE & STMicroelectronics, New York, NY Chris Rowen - Cadence Design Systems, Inc., San Jose, CA Dave Flynn - ARM Ltd., Cambridge, United Kingdom

# AWARDS

### Marie R. Pistilli Women in EDA Achievement Award

For her significant contributions in helping women advance in the field of EDA Tech. **Margaret Martonosi**, *Princeton Univ.* 

# P.O. Pistilli Undergraduate Scholarships for Advancement in Computer Science and Electrical Engineering

The objective of the P.O. Pistilli Scholarship program is to increase the pool of professionals in Electrical Engineering, Computer Engineering, and Computer Science from under-represented groups (women, African-American, Hispanic, Native American, and physically challenged). In 1989, ACM Special Interest Group on Design Automation (SIGDA) began providing the program. Beginning in 1993, the Design Automation Conference provided the funds for the scholarship and a volunteer committee continues to administer the program for DAC. DAC normally funds a \$4000 scholarship, renewable up to five years, to graduating high school seniors.

#### The 2015 Recipients are:

#### Antonio Anguliar

Attending: California Polytechnic State Univ. in San Luis Obispo

#### Moie Uesugi

Attending: Brown Univ.

#### EDAC – IEEE/CEDA Phil Kaufman Award Re-Presentation

Honoring an individual who has had demonstrable impact on the field of electronic design through contributions in Electronic Design Automation (EDA).

Dr. Lucio Lanza, Lanza Tech Ventures, for providing innovative EDA and IP companies with exceptional vision, mentoring, and financial support.

#### **IEEE CEDA Outstanding Service Award**

For outstanding service to the EDA community as DAC General Chair in 2014. **Soha Hassoun**, *Tufts Univ.* 

#### **IEEE CEDA Outstanding Service Award**

For outstanding service to the EDA community as ICCAD General Chair in 2013. **Jörg Henkel**, *Karlsruhe Institute of Tech. (KIT)* 

#### **IEEE Fellow**

For contributions to hardware/software codesign of embedded computing systems. **Jörg Henkel**, *Karlsruhe Institute of Tech. (KIT)* 

#### **IEEE Fellow**

For contributions to mixed-Tech. micro-systems education. **Steven P. Levitan,** *Univ. of Pittsburgh* 

#### **IEEE Fellow**

For contributions to VLSI design for manufacturability. **Michael Orshansky**, *Univ. of Texas at Austin* 

#### **IEEE Fellow**

For contributions to design automation and architecture of three-dimensional integrated circuits. **Yuan Xie**, *Univ. of California at Santa Barbara* 

# IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Donald O. Pederson Best Paper Award

Kai Hu, Feiqiao Yu, Tsung-Yi Ho, Krishnendu Chakrabarty, "Testing of Flow-Based Microfluidic Biochips: Fault Modeling, Test Generation, and Experimental Demonstration," Vol. 33, Issue 10, pp. 1463 - 1475, October 2014.

### A. Richard Newton Technical Impact Award in Electronic Design Automation

Sponsored by the IEEE Council on EDA and the ACM Special Interest Group on Design Automation For pioneering contributions in the discovery and use of silicon physical unclonable functions (PUFs) for the design and operation of secure integrated circuits and systems.

Blaise Gassend, Dwaine Clarke, Marten van Dijk, and Srinivas Devadas, "Silicon Physical Random Functions," Proc. of the 9th ACM Conference on Computer and Communications Security, pp 148 – 160, November 2002

Blaise Gassend, Google Dwaine Clarke, Univ. of the West Indies Marten van Dijk, Univ. of Connecticut Srinivas Devadas, Massachusetts Inst. of Tech.

#### 2015 ACM TODAES Best Paper Award 2015

"A fast and scalable multidimensional multiple-choice knapsack heuristic" Hamid Shojaei, *Univ. of Wisconsin*, Twan Basten, *Eindhoven Univ. of Tech.*, Marc Geilen, *Eindhoven Univ. of Tech.*, and Azadeh Davoodi, *Univ. of Wisconsin*, Volume 18, Issue 4, Article 51, October 2013

Hamid Shojaei, Univ. of Wisconsin Twan Basten, Eindhoven Univ. of Tech. Marc Geilen, Eindhoven Univ. of Tech. Azadeh Davoodi, Univ. of Wisconsin

#### ACM Outstanding New Faculty Award

In recognition of a junior faculty member who demonstrates outstanding potential as an educator and/or researcher in the field of electronic design automation. **Muhammad Shafique**, *Karlsruhe Institute of Tech.* 

#### ACM Outstanding PhD Dissertation Award

In recognition of an outstanding Ph.D. dissertation that makes the most substantial contribution to the theory and/or application in the field of electronic design automation.

Wenchao Li, "Specification Mining: New Formalisms, Algorithms and Applications" Advisor: Sanjit Seshia, Univ. of California, Berkeley

#### **ACM Fellows**

To recognize and honor outstanding ACM members for their achievements in computer science and information Tech. and for their significant contributions to the mission of the ACM. In particular, we recognize the AMC Fellows involved in design automation research, including the areas of test, security, energy-efficient systems, embedded systems and SAT solvers.

#### Srinivas Devadas, MIT

For contributions to secure and energy-efficient hardware.

#### Nikil Dutt, Univ. of California, Irvine

For contributions to embedded architecture exploration, and service to electronic design automation and embedded system.

#### Shard Malik, Princeton Univ.

For contributions to efficient and capable SAT solvers, and accurate embedded software models.

#### Subhasish Mitra, Stanford Univ.

For contributions to the design and testing of robust computing systems.

#### Vijay Narayanan, Pennsylvania State Univ.

For contributions to power estimation and optimization in the design of power-aware systems.

#### Parthasarathy Ranganathan, Google, Inc.

For contributions to the areas of energy efficiency and server architectures.

#### Alberto Sangiovanni-Vincentelli, Univ. of California, Berkeley

For contributions to electronic design automation.

# 52<sup>nd</sup> DAC Best Paper Candidates

Six papers were nominated by the Technical Program Committee as DAC Best Paper Candidates. Final decisions will be made after the papers are presented at the Conference.

#### **Research**

14.1 An EDA Framework for Large Scale Hybrid Neuromorphic Computing Systems

- 26.1 DERA: Yet Another Differential Fault Attack on Cryptographic Devices Based on Error Rate Analysis
- 27.1 Battery Lifetime-Aware Automotive Climate Control for Electric Vehicles
- 30.1 Trends in Functional Verification: A 2014 Industry Study
- 32.6 Code Coverage of Assertions Using RTL Source Code Analysis
- 35.1 A Control-Theoretic Approach for Energy Efficient CPU-GPU Subsystem in Mobile Platforms
- 39.1 HAFIX: Hardware-Assisted Flow Integrity Extension

### IP Track

1.4 Techniques for Power and IR Drop Optimization in Sensor Digital IP

15.3 Why Testbench Should Control Processor Execution: "A Novel Approach to Bridge the Gap Between IP and SoC Verification"

#### Designer Track – Back-End

- 6.3 A Methodology to Analyze Edge-to-Edge Jitter for High Speed DDR Interfaces with PDN Noise
- 6.5 Design Methodology for Operating in Near-Threshold-Computing (NTC) Region
- 38.2 Next Generation Hybrid Clock Tree
- 38.4 Accelerating Productivity Using Design Automation for Low Skew Global Clock Distribution in a Complex SoC

#### Designer Track – Embedded Systems and Software

- 9.2 Modeling Streaming Interfaces with Adaptive Accuracy Using TLM2
- 9.6 Architectural Exploration Platform for Solid State Drive Designs
- 44.2 Continuous Integration Build and Release Ingredients
- 44.5 System Simulator for High-Speed Link Design

#### Designer Track – Front-End

25.2 SAE-Platform: A Platform for System Architecture Exploration

- 25.6 Automatic Generation & Integration Of Test Management Structure at SoC Level Using IP-XACT Methodology
- 52.2 RTL2RTL Formal Equivalence: Boosting the Design Confidence
- 52.5 Hierarchical Lint with Abstract Models: An Efficient, Practical and Scalable Flow for Billion Gate SoCs

# REVIEWERS

A total of 804 manuscripts were submitted to the 52nd DAC. The Technical Program Committee, together with the help of invited expert and external reviewers, selected 162 papers for presentation at the conference. The Conference Executive and Technical Program Committees wish to acknowledge the time and effort spent by the following people who reviewed these manuscripts. Many thanks to all of those who participated and contributed to the success of the conference.

# Expert Reviewers (Topic experts invited by the TPC Subcommittee Chairs)

David Abercrombie - Mentor Graphics Corp. Andrea Acquaviva - Politecnico di Torino Allon Adir - IBM Research - Haifa Giovanni Agosta - Politecnico di Milano Subidh Ali - New York Univ. Jason Allred - Hill Air Force Base Sidharta Andalam - TUM CREATE Ltd. Hugo Andrade - National Instruments Corp. Christoph Angerer - NVIDIA Andreea Simona Anghel - IBM Research Saif Ansary - Virginia Tech Eli Arbel - IBM Research - Haifa Frederik Armknecht - Univ. of Mannheim Amir Ashouri - Politecnico di Milano Guillaume Aupy - École normale supérieure de Lyon Rachata Ausavarungnirun - Carnegie Mellon Univ. Philip Axer - Braunschweig Univ. of Tech. Gasser Avad - Politecnico di Torino Avdin Avsu - Virgina Tech Andrey Ayupov - Intel Corp. Mainak Banga - Intel Corp. Fang Bao - Qualcomm, Inc. Antonio Barbalace - Virginia Tech Alessandro Barenghi - Politecnico di Milano Abhishek Basak - Case Western Reserve Univ. Prabal Basu - Utah State Univ. Debapriya Basu Roy - Indian Institute of Tech. Kharagpur Vagelis Bebelis - INRIA Andreas Becher - Univ. of Erlangen-Nuremberg Peter Beerel - Univ. of Southern California Giovanni Beltrame - École Polytechnique Amitava Bhaduri - Intel Corp. Sharath Bhat - Virginia Tech Alberto Bocca - Politecnico di Torino Santiago Bock - Univ. of Pittsburgh Srinivas Boppu - Univ. of Erlangen-Nuremberg Amirali Boroumand - Carnegie Mellon Univ. Adnan Bouakaz - INRIA Youcef Bouchebaba - Synopsys, Inc. Tobias Bund - Ulm Univ. Steven Burns - Intel Corp. Andrea Calimera - Politecnico di Torino Rosario Cammarota - Qualcomm, Inc. Arquimedes Canedo - Siemens Corp. Vito Giovanni Castellana - Pacific Northwest National Laboratory Rajat Subhra Chakraborty - Indian Institute of Tech. Kharagpur Koushik Chakraborty - Utah State Univ. Saumya Chandra - Advanced Micro Devices Kevin Chang - Carnegie Mellon Univ. Chip Hong Chang - Nanyang Technological Univ. Chia-Ling Chang - National Chao-Tung Univ. Tam Chantem - Utah State Univ.

Anupam Chattopadhyay - Nanyang Technological Univ. Wenjie Che - Univ. of New Mexico Mingsong Chen - East China Normal Univ. Wen Chen - Freescale Semiconductor, Inc. Yi-Jung Chen - National Che Nan University Andy Chen - National Tsing-Hua Univ. Ke Chen - Oracle Corp. Yukai Chen - Politecnico di Torino Bo Chen - Portland State Univ. Yuankai Chen - Synopsys, Inc. Hu Chen - Utah State Univ. Ron Chiang - Univ. of St. Thomas David Chinnery - Mentor Graphics Corp. Jongmoo Choi - Dankook Univ. Wonje Choi - Washington State Univ. Kai Cong - Portland State Univ. Aijiao Cui - Harbin Institute of Tech. Tamer Dallou - Technical Univ. of Berlin Anup Das - Univ. of Southampton Sourav Das - Washington State Univ. Julien Deantoni - Univ. Nice Yixiao Ding - Iowa State Univ. Duo Ding - Oracle Corp. Shai Doron - IBM Research - Haifa Silvio Dragone - IBM Research Michael Drescher - Virginia Tech Paul Duplys - Robert Bosch GmbH Karthi Duraisamy - Washington State Univ. Stephan Eggersglüß - Univ. of Bremen Beaum Eailmez - Northwestern Univ. Mohammed El-Shambakey - Virginia Tech Ylies Falcone - Univeristy Grenoble Alpes Joachim Falk - Univ. of Erlangen-Nuremberg Shao-Yun Fang - National Taiwan Univ. of Science and Tech. Farimah Farhamandi - Univ. of Florida Leandro Fiorin - IBM Research Eric Foreman - IBM Corp. Nicolas Fournel - Université de Grenoble-Alpes Simeon Furrer - IBM Research Davide Gadioli - Politecnico di Milano Raviv Gal - IBM Research - Haifa Deepak Gangadharan - Univ. of Erlangen-Nuremberg Ping Gao - Aries Design Automation Jhih-Rong Gao - Cadence Design Systems, Inc. Saugata Ghose - Carnegie Mellon Univ. Heiner Giefers - IBM Research John Gilchrist - Mentor Graphics Corp. Michael Glass - Univ. of Erlangen-Nuremberg Ali Gok - Northwestern Univ. Gilbert Goodwill - Cryptography Research Dhananjay Griyage - Mentor Graphics Corp. Warren Gross - McGill Univ. Artjom Grudnitsky - Karlsruhe Institute of Tech. Xiaofei Guo - Intel Corp. Mohammad Hossein Hajkazemi - George Mason Univ. Mike Hamburg - Cryptography Research Fazal Hameed - Karlsruhe Institute of Tech. Yiding Han - Synopsys, Inc. Helena Handschuh - Cryptography Research Frank Hannig - Univ. of Erlangen-Nuremberg Jeffrey Hansen - Carnegie Mellon Univ. Kecheng Hao - Xilinx, Inc.

Qing He - Oracle Corp. Hao He - Texas A&M Univ. Thripthi Hegde - Intel Corp. Andreas Heinig - Technical Univ. of Dortmund Jeffrey Hemmett - IBM Corp. Andrew Hennessy - Case Western Reserve Univ. Michael Hsiao - Virginia Tech Kevin Hsieh - Carnegie Mellon Univ. Pi-Cheng Hsiu -Academia Sinica. Pao-Ann Hsiung - National Chung Cheng Univ. Jin Hu - IBM Corp. Ruirui Huang - Intel Corp. Yuanwen Huang - Univ. of Florida Michael Hutter - Cryptography Research Alexnader Ivrii - IBM Research - Haifa Daniele Jahier - Pagliari Politecnico di Torino Hrishikesh Jayakumar - Purdue Univ. Rajesh Jayashankara Shridevi - Utah State Univ. Christopher Jelesnianski - Virginia Tech Hui-Ru Jiang - National Chiao-Tung Univ. Lei Jiang - Univ. of Pittsburgh **Rik Jongerius - IBM Research** Siddhartha Joshi - Northwestern Univ. Kerim Kalafala - IBM Corp. Vinayak Kamath - Advanced Micro Devices Rouwaida Kanj - American Univ. of Beirut Arun Kanuparthi - Intel Corp. Robert Karam - Case Western Reserve Univ. Timon Kelter - Technical Univ. of Dortmund Oliver Keszocze - Univ. of Bremen Samira Khan - Carnegie Mellon Univ. Sunil Khatri - Texas A&M Univ. Mohammad Khavari Tavana - George Mason Univ. Faramarz Khosravi - Univ. of Erlangen-Nuremberg Yoongu Kim - Carnegie Mellon Univ. Sungchan Kim - Chonbuk Univ. Myung-Chul Kim - IBM Corp. Young Geun Kim - Korea Univ. Younghyun Kim- Purdue Univ. Ryan Kim - Washington State Univ. Ivan Kissiov - Mentor Graphics Corp. Johann Knechtel - Masdar Institute of Science and Tech. Sebastian Kobbe - Karlsruhe Institute of Tech. Alex Kondratyev - Cadence Design Systems, Inc. Heon-Mo Koo - Intel Corp. Anatoly Kovfman - IBM Research - Haifa Bo-Cheng Lai - National Chiao Tung Univ. Ahmed Lakhssassi - Université du Québec en Outaouais Vahid Lari - Univ. of Erlangen-Nuremberg Hoang Le - Univ. of Bremen Sébastien Lebeux - École Centrale de Lyon Donghyuk Lee - Carnegie Mellon Univ. Hyung Gyu Lee - Daegu Univ. Kangwoo Lee - Purdue Univ. Woosuk Lee - Purdue Univ. Vincent Legout - Virginia Tech Arnaud Legrand - INRIA Li Lei - Portland State Univ. Yang Li- Carnegie Mellon Univ. Juncao Li - Microsoft Corp. Yan Li - NanoSemi Tech. Ang Li - National Univ. of Singapore

Dawei Li - Northwestern Univ. Jieda Li- Oracle Corp. Kaipeng Li - Rice Univ. Wenchao Li - SRI International Li Li - Synopsys, Inc. Chaofan Li - Texas A&M Univ. Jens Lienig - Dresden Univ. of Tech. Sung Kyu Lim - Georgia Institute of Tech. Po-Hung Lin - National Chung Cheng Univ. Cheng-Hung Lin - National Taiwan Normal Univ. Bin Lin - Portland State Univ. Eric Lin - Synopsys, Inc. Chung-Wei Lin - Univ. of California, Berkeley Jinglan Liu - Missouri Univ. of Science and Tech. Lingyi Liu - Synopsys, Inc. Nuno Lopes - Microsoft Research Pierre Lothe - Robert Bosch GmbH Jingwei Lu - Cadence Design Systems, Inc. Yinghai Lu - Synopsys, Inc. Yixin Luo - Carnegie Mellon Univ. Liiuan Luo - NVIDIA Rob Lyerly - Virginia Tech Thai Mai - Mentor Graphics Corp. Robert (Bob) Maier - IBM Corp. Abhranil Maiti - Intel Corp. Turbo Majumder - Indian Institute of Tech., Delhi. Wai-Kei Mak - National Tsing-Hua Univ. Yiorgos Makris - Univ. of Texas at Dallas Joseph Manzano - Pacific Northwest National Laboratory Dieudonne Manzi - Utah State Univ. Giovanni Mariani - IBM Research LaurentMasse-Navette - Mentor Graphics Corp. Pavlos Matthaiakis - Mentor Graphics Corp. Bodhisatwa Mazumdar - Indian Institute of Tech. Kharagpur Ramy Medhat - Univ. of Waterloo Ting Mei - Sandia National Labs. Benjamin Menhorn - Ulm Univ. Justin Meza - Carnegie Mellon Univ. Dean Michael Ancajas - Utah State Univ. Lars Middendorf - Univ. of Rostock Marco Minutoli - Pacific Northwest National Laboratory Mohamed Mohamedin - Virginia Tech Shihabul Mohammad - National Univ. of Singapore Sean Moore - Virginia Tech Alessandro Morari - Pacific Northwest National Laboratory Jason Morsey - IBM Corp. Steffen Moser - Ulm Univ. Olivier Muller - Université de Grenoble-Alpes Alastair Murray - Codeplay Software Ltd. Hamid Mushtaq - Delft Univ. of Tech. Farid Najm - Univ. of Toronto Katayoun Neshatpour - George Mason Univ. Tuan Nguyen - National Univ. of Singapore Philipp Niemann - Univ. of Bremen Mahdi Nikdast - École Polytechnique de Montréal Ramakrishna Nittala - Politecnico di Torino Avigail Orni - IBM Research - Haifa Mustafa Ozdal - Intel Corp. Gianluca Palermo - Politecnico di Milano Sunghyun Park - Intel Corp. Jongsun Park - Korea Univ. Edoardo Patti - Politecnico di Torino

Somnath Paul - Intel Corp. Ardavan Pedram - Stanford Univ. Gennady Pekhimenko - Carnegie Mellon Univ. Gerardo Pelosi - Politecnico di Milano Khanh Pham - National Univ. of Singapore Cuong Pham Quoc - Delft Univ. of Tech. James Plusquellic - Univ. of New Mexico Raphael Polig - IBM Research Victor Pollex - Ulm Univ. Sudhi Proch - Texas Instruments Nils Przigoda - Univ. of Bremen Wenchaio Qian - Case Western Reserve Univ. Xu Qiang - McMaster Univ. Xiaoke Qin - NVIDIA Sophie Quinton - INRIA Tali Rabetti - IBM Research - Haifa Arnab Raha - Purdue Univ. Chidhambaranathan Rajamanikkam - Utah State Univ. Ashish Ranjan - Purdue Univ. Vasant Rao - IBM Corp. Sandip Ray - Intel Corp. Sujith Reddy - Virginia Tech Oliver Reiche - Univ. of Erlangen-Nuremberg Tiago Reimann - Universidade Federal do Rio Grande do Sul Jan Reineke - Univ. Saarland Pouya Rezaeifakhr - Oracle Corp. Denis Ridzal - Sandia National Labs. Roberto Rizzo - Politecnico di Torino Ian Roessle - Virginia Tech Pankaj Rohatgi - Cryptography Research Sascha Roloff - Univ. of Erlangen-Nuremberg Rafael Rosales - Univ. of Erlangen-Nuremberg Frédéric Rousseau - Université de Grenoble-Alpes Mohamed Saad- Virginia Tech Marina Sadini - Virginia Tech Hassan Salmani - Howard Univ. Mariagiovanna Sami - Politecnico di Milano Farzad Samie - Karlsruhe Institute of Tech. Rui Santos - National Univ. of Singapore Alessandro Sassone - Politecnico di Torino Ajithchandra Saya - Virginia Tech Rich Schiek - Sandia National Labs. Moritz Schmid - Univ. of Erlangen-Nuremberg Christian Schmitt - Univ. of Erlangen-Nuremberg Kenneth Schmitz - Univ. of Bremen Florian Schmoll - Technical Univ. of Dortmund Peter Schrammel - Oxford Univ. Vivek Seshadri - Carnegie Mellon Univ. Xiao Sheng - Tsinghua Univ. Dongwha Shin - Yeungnam Univ. Joseph Shinnerl - Mentor Graphics Corp. Jamshid Shokrollahi - Robert Bosch GmbH Gil Shurek - IBM Research - Haifa Sebastian Siatkowski - Univ. of California, Santa Barbara & Freescale Bhanu Singh - Case Western Reserve Univ. Amit Singh - York Univ. Debjit Sinha - IBM Corp. Fedor Smirnov - Univ. of Erlangen-Nuremberg Mathias Soeken - Univ. of Bremen Vitali Sokhin - IBM Research - Haifa Ericles Sousa - Univ. of Erlangen-Nuremberg Sadagopan Srinivasan - Advanced Micro Devices

Ioannis Stamelakos - Politecnico di Milano Wilfried Steiner - TTTech Juexiao Su - Univ. of California, Los Angeles Lavanya Subramanian - Carnegie Mellon Univ. Yinan Sun - Tsinghua Univ. Laura Swiler - Sandia National Labs. Mostafa Taha - Worcester Polytechnic Institute Alexandru Tanase - Univ. of Erlangen-Nuremberg Liang Tang - National Univ. of Singapore Valerio Tenace - Politecnico di Torino Heidi Thornquist - Sandia National Labs. Umamaheswara Rao Tida - Missouri Univ. of Science and Tech. Dirk Timmermann - Univ. of Rostock Thomas Toifl - IBM Research Rasit Topaloglu - IBM Corp. Jeng-Liang Tsai - Synopsys, Inc. Shaio-Li Tsao - National Chiao Tung Univ. Tianheng Tu - Univ. of California, Los Angeles Alex Turcu - Virginia Tech Georgios Tziantzioulis - Northwestern Univ. Kassan Unda - Missouri Univ. of Science and Tech. Hiroyuki Usui - Carnegie Mellon Univ. Jagadeesh Vasudevamurthy - Xilinx, Inc. Swagath Venkataramani - Purdue Univ. Shyamsundar Venkatraman - National Univ. of Singapore Jason Verley - Sandia National Labs. Nandita Vijaykumar - Carnegie Mellon Univ. Sara Vinco - Politecnico di Torino Alexander Volkov - Mentor Graphics Corp. Aida Vosoughi - Rice Univ. Christian Wachsmann - Technische Universitaet Darmstadt Hui Wang - Beihang Univ. Han Wang - Univ. of California, Los Angeles Qingqing Wang - O2Micro Xinmu Wang - Qualcomm, Inc. Guohui Wang - Rice Univ. Zhibo Wang - Tsinghua Univ. Tao Wang - Univ. of Missouri Ke Wang - Univ. of Virginia Yanzhi Want - Univ. of Southern California Tim Wegner - Univ. of Rostock Andreas Weichslgartner- Univ. of Erlangen-Nuremberg Yu Wen - Qualcomm, Inc. Yuzhong Wen - Virginia Tech I-Chyn Wey - Chang-Gung Univ. Stefan Wildermann - Univ. of Erlangen-Nuremberg Gustavo Wilke - Intel Corp. Robert Wille - Univ. of Bremen Michael Witterauf - Univ. of Erlangen-Nuremberg Qing Wu - Air Force Reseach Laboratory Wei Wu - Univ. of California, Los Angeles Wei Wu - Intel Corp. Jie Wu - Missouri Univ. of Science and Tech. Hua Xiang - IBM Corp. Hongyi Xin - Carnegie Mellon Univ. Yi Xu - Macau Univ. of Science and Tech. Yue Xu - Oracle Corp. Sotirios Xydis - National Technical Univ. of Athens Hoeseok Yang - Ajou Univ. Kai Yang - Case Western Reserve Univ. Zhenkun Yang -Portland State Univ. Xiaojian Yang - Xilinx, Inc.

Luke Yen - Qualcomm, Inc. Youngmin Yi - Univ. of Seoul Bei Yin - Rice Univ. Sifang You - Oracle Corp. Yunxuan Yu - Univ. of California, Los Angeles Li Yu - Massachusetts Institute of Tech. Zhe Yuan - Tsinghua Univ. Fengchao Zhang - Case Western Reserve Univ. Chuanjun Zhang - Intel Corp. Hongyan Zhang - Karlsruhe Institute of Tech. Zheng Zhang - Massachusetts Institute of Tech. Yu Zhang - Northwestern Polytechnical Univ. Kaicheng Zhang - Oracle Corp. Yanheng Zhang - Oracle Corp.

### External Reviewers (Technical volunteers affiliated with DAC)

Mohamed Abdelhalim - College of Computing and Information Tech. Jaume Abella - Barcelona Supercomputing Center Siddharth Advani - Pennsylvania State Univ. Seyed Nematollahh Ahmadyan - Univ. of Illinois at Urbana-Champaign Waseem Ahmed - King Khalid Univ. Gordon Allan - Mentor Graphics Corp. Amir Aminifar - Linköping Univ. Sidharta Andalam - TUM CREATE Ltd. Rodolfo Azevedo - Universidade Estadual de Campinas Wanderson Roger - Azevedo Dias Universidade Federal do Amazonas Swapnil Bahl - STMicroelectronics Lakshmanan Balasubramanian - Texas Instruments India Pvt. Ltd. & IEEE Sidharth Balasubramanian - Texas Instruments, Inc. Sergio Bampi - Universidade Federal do Rio Grande do Sul Abbas Banaiyan Mofrad - Univ. of California, Irvine David Baneres - Universitat Oberta de Catalunya Alessandro Barenghi - Politecnico di Milano Yosi Ben Asher - Univ. of Haifa Atul Bhargava - STMicroelectronics Morteza Biglari-Abhari - Univ. of Auckland Vikas Billa - elitePLUS Semiconductors Technologies Pvt Ltd Srinivas Bodapati - Intel Corp. Nicola Bombieri - Univ. of Verona Michele Borgatti - MB Consulting Samir Boubezari - Qualcomm Atheros, Inc. Shalom Bresticker - Intel Corp. Assem Bsoul - Univ. of British Columbia Paulo Butzen - Universidade Federal do Rio Grande do Sul Benjamin Carrion Schafer - Hong Kong Polytechnic Univ. Prasenjit Chakraborty - Intel Corp. & Indian Institute of Tech., Delhi Tuck-Boon Chan - Qualcomm Technologies, Inc. & S2C, Inc. Mu-Tien Chang - Samsung Semiconductor, Inc. Anupam Chattopadhyay - Nanyang Technological Univ. Sudipta Chattopadhyay - Linköping Univ. Weijia Che - MathWorks, Inc. Doris Chen - Altera Corp. Jifeng Chen - Freescale Semiconductor, Inc. & Univ. of Connecticut Ke Chen - Oracle Corp. & Univ. of Notre Dame Mingsong Chen - East China Normal Univ. Xiaolei Chen - Intel Corp. Yu-Guang Chen - National Tsing Hua Univ. & Kyoto Univ.

Chih-Hong Cheng - ABB Group Wei-Kai Cheng - Chung Yuan Christian Univ. Chen-Huan Chiang - Alcatel-Lucent Enrico Costenaro - iRoc Technologies Philippe Coussy - Univ. de Bretagne SUD & Lab-STICC Tcui Cui - Univ. of Southern California Pierluigi Daglio - STMicroelectronics Konstantis Daloukas - Helic, Inc. & Univ. of Thessaly Anup Das - Univ. of Southampton & National Univ. of Singapore Javita Das - Univ. of South Florida Aurelia De Colle - Synopsys, Inc. Gjalt de Jong - ArchWorks Thomas Dillinger - Oracle Corp. Giorgos Dimitrakopoulos - Democritus Univ. of Thrace Mohammad Javad Dousti - Univ. of Southern California Theo Drane - Imagination Technologies Ltd. & Imperial College London Ananth Durbha - Algotochip Corp. George Economakos - National Technical Univ. of Athens Tim Ehrler - Advanced Micro Devices, Inc. Uma Ekambaram Iver - ChipChalk Junaid Elahi - Nordic Semiconductor Marius Enachescu - Delft Univ. of Tech. Shao-Yun Fang - National Taiwan Univ. of Science and Tech. Xiushan Feng - NVIDIA Corp. Goerschwin Fey - German Aerospace Center & Univ. of Bremen Paulo Flores - INESC-ID/IST - TU Lisbon Mark Fredrickson - IBM Server and Tech. Group Sreenivas Gangadhar - Intel Corp. Jhih-Rong Gao - Cadence Design Systems, Inc. & IEEE CEDA Ming Gao - Apple, Inc. Manuel Gericota - Polytechnic Institute of Porto Rani Ghaida - GLOBALFOUNDRIES Amir Masoud Gharehbaghi - Univ. of Tokyo Arkadeb Ghosal - National Instruments Corp. Hadi Goudarzi - Univ. Of Southern California & Qualcomm Technologies, Inc. Rand Gray - Intel Corp. Anui Grover - STMicroelectronics & Indian Institute of Tech., Delhi Tuhin Guha Neogi - GLOBALFOUNDRIES Lilin Guo - Florida International Univ. Xinfei Guo - Univ. Of Virginia Brett Hamilton - U.S. Naval Surface Warfare Center & Defense Advanced Research Projects Agency Mahdi Hamzeh - Arizona State Univ. & Apple, Inc. Stefan Hauck-Stattelmann - ABB Corporate Research Qing He - Oracle Corp. & Purdue Univ. Jingtong Hu - Oklahoma State Univ. Wei Hu - Northwestern Polytechnical Univ. & Univ. of California at San Diego Jiawei Huang - NVIDIA Corp. Libo Huang - National Univ. of Defense Tech. Eddie Hung - Imperial College London Colin Ihrig - Univ. of Pittsburgh Hiroaki Inoue - NEC Corp. Michael Jassowski - Intel Corp. Hua Jiang - Synopsys, Inc. Lei Jiang - Advanced Micro Devices, Inc. Moongon Jung - Intel Corp. Myoungsoo Jung - Univ. of Texas at Dallas & Lawrence Berkeley National Lab Yong Kyu Jung - Adaptmicrosys LLC Abde Ali Kagalwalla - Univ. of California, Los Angeles & Intel Corp. Arun Kanuparthi - Intel Corp. & New York Univ. Arun Kejariwal - Univ. of California, Irvine Georgios Keramidas - Univ. Of Patras Daeyeon Kim - Intel Corp.

Seon Kim - Korea Univ. Soontae Kim - KAIST Tony Tae-Hyoung Kim - Nanyang Technological Univ. Younghyun Kim - Purdue Univ. Youngsoo Kim - North Carolina State Univ. Chikaaki Kodama - Toshiba Corp. Bon Woong Ku - Georgia Institute of Tech. Jian Kuang - Chinese Univ. of Hong Kong Emre Kultursay - Google, Inc. Jaeha Kung - Georgia Institute of Tech. Woojoo Lee - Univ. Of Southern California Djones Lettnin - Federal Univ. of Santa Catarina Chao Li - Shanghai Jiao Tong Univ. Li Li - Synopsys, Inc. Tun Li - National Univ. of Defense Tech. Wenchao Li - SRI International Yan Li - Massachusetts Institute of Tech. Shi Liang - Chongging Univ. Ing-Chao Lin - National Cheng Kung Univ. Lang Lin - ANSYS, Inc. & Intel Corp. Xue Lin - Univ. Of Southern California Avinash Lingamneni - Cadence Design Systems, Inc. & Tensilica, Inc. Chien-Nan Liu - National Central Univ. Haixin Liu - Oracle Corp. Longjun Liu - Xi'an Jiaotong Univ. & Univ. of Florida Xiao Liu - Univ. of California, Berkeley Vinicius Livramento - Universidade Federal de Santa Catarina Daniel Lo - Cornell Univ. Yan Luo - Duke Univ. & Oracle Corp. Ali Mahdoum - Centre de Developpement des Technologies Avancees Sohaib Majzoub - Univ. of British Columbia Ran Manevich - Technion - Israel Institute of Tech. Bill Martin - E-System Design Akitoshi Matsuda - Panasonic Corp. Michail Mavropoulos - Univ. of Patras Kevin McCullen - IBM Systems and Tech. Group Tilo Meister - Dresden Univ. Of Tech. Shahrzad Mirkhani - Stanford Univ. & Univ. of Texas at Austin Srobona Mitra - IBM Systems and Tech. Group & IBM Corp. Bijitendra Mittra - Cadence Design Systems, Inc. Moustafa Mohamed - Microsoft Corp. Mosur Mohan - Intel Corp. Saraju Mohanty - Univ. of North Texas Daniel Mueller-Gritschneder - Technische Universität München Brian Mulvaney - Freescale Semiconductor, Inc. Taesik Na - Georgia Institute of Tech. Alessandro Nacci - Politecnico di Milano Kuntal Nanshi - Western Digital Corp. Ognen Nastov - AWR Corp. Zainalabedin Navabi - Univ. of Tehran & Worcester Polytechnic Institute Chris Neely - Xilinx, Inc. Smail Niar - Univ. of Valenciennes Dimin Niu - Samsung Semiconductor, Inc. Ian O'Connor - Lyon Institute of NanoTech. & École Centrale de Lyon Murthy Palla - Synopsys (India) Pvt. Ltd. Shreepad Panth - Georgia Institute of Tech. Rubin Parekhji - Texas Instruments India Pvt. Ltd. Avadh Patel - Oracle Corp. Gerardo Pelosi - Politecnico di Milano Yarui Peng - Georgia Institute of Tech. Sebastien Pillement - Univ. of Nantes Thilo Pionteck - Universitat zu Lübeck & Univ. of Luebeck

Joern Ploennigs - IBM Research Ilia Polian - Univ. of Passau Ralf Popp - Edacentrum & Univ. of Hannover Gracieli Posser - Universidade Federal do Rio Grande do Sul Seetal Potluri - Indian Institute of Tech., Madras Syed Manzoor - QasimKing Abdulaziz City for Science and Tech. Weikang Qian - Shanghai Jiao Tong Univ. Sheng Qiu - Samsung Semiconductor, Inc. Xiang Qiu - Synopsys, Inc. Abbas Rahimi - Univ. of California at San Diego Amir-Mohammad Rahmani - Univ. of Turku Logan Rakai - Univ. of Calgary Abhishek Ranjan - Calypto Design Systems, Inc. Francesco Regazzoni - Univ. della Svizzera Italiana & Delft Univ. of Tech. Hamidreza Rezaee-Dehsorkh - Ferdowsi Univ. Of Mashhad Jeremy Ridgeway - Avago Technologies Fredy Rivera - Univ. de Antioquia Alberto Rosti - STMicroelectronics Subhendu Roy - Univ. of Texas at Austin Ramesh S. - General Motors Company Mohammadsadegh Sadeghi - Sharif Univ. of Tech. Sandeep Samal- Georgia Institute of Tech. Pablo Sanchez - Univ. of Cantabria Toshinori Sato - Fukuoka Univ. Craig Schlottmann - Georgia Institute of Tech. Alper Sen - Bogazici Univ. Bala Sethuraman - Calypto Design Systems, Inc. & Mentor Graphics Corp. Alireza Shafaei - Univ. of Southern California Rishad Shafik - Univ. of Southampton Amirali Shayan - Qualcomm Technologies, Inc. Syed Shazli - Northeastern Univ. Ahmad Sheikh - King Fahd Univ. of Petroleum and Mines Eric Sherk - Qualcomm, Inc. Youhua Shi - Waseda Univ. Sunil Shukla - IBM T.J. Watson Research Center MathiasSilvant - EDXACT SA Suraj Sindia - Intel Corp. Jawar Singh - Indian Institute of Tech. Filippo Sironi - Politecnico di Milano Aaron Smith - Microsoft Research Taigon Song - Georgia Institute of Tech. Tameesh Suri - Samsung Semiconductor, Inc. Selcuk Talay - Dialog Semiconductor & Bogazici Univ. Matthew Tang - Queen Mary Univ. of London Nail Tang - United Microelectronics Corp. Haitong Tian - Univ. of Illinois at Urbana-Champaign Suleyman Tosun - ANKARA Univ. Vivek Tovinakere - NVIDIA Corp. Andy Tyrrell - Univ. of York Harsh Vardhan - Cadence Design Systems, Inc. Devanathan VR- Texas Instruments, Inc. Miljan Vuletic - Marvell Semiconductor, Inc. Chao Wang - Univ. of Science and Tech. of China Chundong Wang - Data Storage Institute Wei Wang - San Diego State Univ. Yanzhi Wang - Univ. of Southern California Yuxin Wang - Peking Univ. Zhen Wang - MathWorks, Inc. Sheng Wei - Univ. of California, Los Angeles Wei Wu- Univ. of California, Los Angeles Hua Xiang - IBM Research Zigang Xiao - Univ. of Illinois at Urbana-Champaign

Jianyong Xie - Intel Corp. Qing Xie - Univ. of Southern California Xuanxing Xiong - Synopsys, Inc. Xiaoyu Xu - Chinese Academy of Sciences & Institute of Microelectronics Yue Xu - Oracle Corp. Yuankun Xue - Univ. of Southern California John Yan - Rambus, Inc. & Northwestern Polytechnical Univ. Jianlei Yang - Tsinghua Univ. Fangming Ye - Qualcomm Atheros, Inc. & Duke Univ. Tse-Chen Yeh - Academia Sinica Ender Yilmaz - Freescale Semiconductor, Inc. Jieming Yin - Univ. of Minnesota, Twin Cities Bei Yu - Univ. of Texas at Austin Huafeng Yu - Toyota Motor Corp. Meng-Day (Mandel) Yu - Verayo, Inc. & Katholieke Univ. Leuven Peng Zhang - Univ. of California, Los Angeles Weihua Zhang - Fudan Univ. Wenfeng Zhao - National Univ. of Singapore Geng Zheng - Analog Devices, Inc. & Univ. of North Texas Bing Zhu - Cadence Design Systems, Inc. Di Zhu - Univ. of Southern California Hao Zhuang - Univ. of California at San Diego & Synopsys, Inc.