Proceedings of

ISPD'06

2006 International Symposium on Physical Design



Hayes Conference Center San Jose, California, USA April 9-12, 2006





Sponsored by ACM/SIGDA and IEEE/CAS

Additional support from
Cadence, IBM, Intel, Magma, Sierra,
Synopsys, Tabula, and IEEE/CEDA

The Association for Computing Machinery 1515 Broadway New York, New York 10036

Copyright © 2006 by the Association for Computing Machinery, Inc. (ACM). Permission to make digital or hard copies of portions of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyright for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission to republish from:

For other copying of articles that carry a code at the bottom of the first or last page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Notice to Past Authors of ACM-Published Articles

ACM intends to create a complete electronic archive of all articles and/or other material previously published by ACM. If you have written a work that has been previously published by ACM in any journal or conference proceedings prior to 1978, or any SIG Newsletter at any time, and you do NOT want this work to appear in the ACM Digital Library, please inform permissions@acm.org, stating the title of the work, the author(s), and where and when published.

ISBN: 1-59593-299-2

Additional copies may be ordered prepaid from:

ACM Order Department PO Box 11405 New York, NY 10286-1405

Phone: 1-800-342-6626 (US and Canada) +1-212-626-0500 (all other countries) Fax: +1-212-944-1318

E-mail: acmhelp@acm.org

ACM Order Number 477065 Printed in the USA

Foreword

We welcome you to the 2006 International Symposium on Physical Design (ISPD). This is the 10th ISPD meeting; in the past decade, the symposium has evolved from a series of intermittent ACM/SIGDA Physical Design Workshops into the premier venue for this type of research. Paper selection for ISPD is always competitive, drawing in the best work from around the world. The scope of the symposium includes many aspects of physical layout design; the proceedings feature papers ranging from high-level exploration of solution spaces down to low level electrical analysis. Variability of device behavior, and the different ways in which circuits can fail, have become key concerns in physical design. Traditional topics such as placement and routing are also well represented.

Over the years, ISPD has been home to a number of groundbreaking papers, and this year looks to be no exception. There were 72 papers submitted, of which only 25 were accepted. These excellent papers, and the talks by both the authors and the invited speakers, should make for an interesting and enjoyable program. In addition to the papers themselves, slides for most of the talks are also available through the symposium web site:

http://www.ispd.cc

The symposium begins with a keynote talk by Ted Vucurevich, from Cadence. The talk presents a forward looking view of the challenges and opportunities in commercial computer-aided design. Monday also features invited talks on failure mechanisms for leading edge designs – design tools must now account for these issues if we are to move forward with Moore's law. Tuesday features invited talks on how industry vendors are handling extremely large designs; additionally, we have the ISPD Placement Contest on this day, which is in some respects the academic response to large scale design. This is the second year for the placement contest; the first year was a rousing success, and we expect that this year will be even more interesting. The nine teams from last year are back for another round of competition, with one new team joining the group. Wednesday features talks on modern clocking methods in industry designs, and concludes with talks on one of the fundamental areas of physical design: placement.

We would like to thank the reviewers, who worked quickly and carefully to ensure that high quality papers could be selected and published with a minimum of delay. The fast turn-around of the ISPD review cycle helps attract the best papers. We also thank the sponsors of the symposium, ACM SIGDA and IEEE Circuits and Systems. Generous support has been provided by Cadence, IBM, Intel, Magma, Sierra, Synopsys, Tabula, and IEEE/CEDA.

On behalf of the Technical Program Committee, we hope that you find the 2006 edition of ISPD useful and informative. From past experience, we are sure that ISPD will also be a great deal of fun!

Lou Scheffer

Patrick H. Madden

ISPD 2006 General Chair

Technical Program Chair

Table of Contents

IS	PD 2006 Symposium Organization	ix
Sį	ponsors & Supporters	x
	eynote Session ssion Chair: L. Scheffer (Cadence)	
•	Commercial CAD: Challenges and Opportunities T. Vucurevich (Cadence Design Systems)	1
	ession 1: Timing and Variability ssion Chair: J. M. Wang (University of Arizona)	
•	Robust Extraction of Spatial Correlation J. Xiong (University of California at Los Angeles), V. Zolotov (IBM Research Center) L. He (University of California at Los Angeles)	2
•	Timing Analysis in Presence of Supply Voltage and Temperature Variations	10
•	Probabilistic Evaluation of Solutions in Variability-Driven Optimization	17
•	SAMSON: A Generalized Second-order Arnoldi Method for Reducing Multiple Source Linear Network with Susceptance	25
•	Non-Gaussian Statistical Parameter Modeling for SSTA with Confidence Interval Analysis L. Zhang (Cadence Design Systems), J. Shao, C. C. Chen (University of Wisconsin)	33
	ession 2: Failure Is Not An Option ssion Chair: A. B. Kahng (University of California at San Diego)	
•	Invited Talk: Introduction to Electromigration-Aware Physical Design J. Lienig (Dresden University of Technology)	39
•	Invited Talk: IC Failure Mechanisms Yesterday, Today, Tomorrow: Implications from Test to DFM A. Gattiker (IBM Austin Research Laboratory)	47
	ession 3: Routing ssion Chair: H. KS. Leung (Magma)	
•	An <i>O</i> (<i>n</i> log <i>n</i>) Algorithm for Obstacle-Avoiding Routing Tree Construction in the λ-Geometry Plane	48
•	An Optimal Jumper Insertion Algorithm for Antenna Avoidance/Fixing on General Routing Trees with Obstacles	56
•	NEMO: A New Implicit Connection Graph-Based Gridless Router with Multi-Layer Planes and Pseudo-Tile Progagation HY. Chen (Faraday Technology Corporation), YL. Li, ZD. Lin (National Chiao Tung University)	64

•	Prediction and Reduction of Routing Congestion	72
•	Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement	78
	ession 4: Power and Noise ssion Chair: C. Chen (University of Wisconsin)	
•	Floorplan and Power/Ground Network Co-Synthesis for Fast Design Convergence	86
•	Noise Driven In-Package Decoupling Capacitor Optimization for Power Integrity J. Chen, L. He (University of California at Los Angeles)	94
•	Efficient Decoupling Capacitor Planning via Convex Programming Methods	102
•	High Accurate Pattern Based Precondition Method for Extremely Large Power/Ground Grid Analysis J. Shi, Y. Cai (Tsinghua University), S. XD. Tan (University of California at Riverside), X. Hong (Tsinghua University)	108
•	Optimal Partitioned Fault-Tolerant Bus Layout for Reducing Power in Nanometer Designs SJ. Ruan (National Taiwan University of Science and Technology), E. Naroska (Fraunhofer IMS), CC. Chen (National Taiwan University of Science and Technology)	114
	ession 5: Optimized Interconnect ssion Chair: P. Saxena (Synopsys)	
•	Efficient Generation of Short and Fast Repeater Tree Topologies C. Bartoschek, S. Held, D. Rautenbach, J. Vygen (University of Bonn)	120
•	Fast Buffer Insertion Considerling Process Variations J. Xiong, L. He (University of California at Los Angeles)	128
•	Invited Talk: Placement and Routing Optimization in the Brain B. L. Chen, D. B. Chklovskii (Cold Spring Harbor Laboratory)	136
	ession 6: Chip-Level Timing and Wiring nair: P. McGuinness (Freescale)	
•	Integrated Retiming and Simultaneous Vdd/Vth Scaling for Total Power Minimization	142
•	Statistical Clock Tree Routing for Robustness to Process Variations U. Padmanabhan, J. M. Wang (University of Arizona at Tucson), J. Hu (Taxas A&M University)	149
•	Variation Tolerant Buffered Clock Network Synthesis with Cross Links	157

Session 7: Big Designs and the ISPD06 Placement Session Chair: B. Halpin (Symplicity)	nt Contest
• Invited Talk: Chip Assembly: A New Paradigm in Hierard P. V. Srinivas (Sierra Design Automation)	chical Physical Design165
Invited Talk: Physical Design Challenges for Multi-Millio An STMicroelectronics Perspective F. Rémond (STMicroelectronics)	on Gate SoC's: 166
• ISPD 2006 Placement Contest: Benchmark Suite and Re GJ. Nam (IBM Research)	esults167
Session 8: Industrial Clocking Session Chair: D. Pan (University of Texas)	
• Invited Talk: Clock Tree Design Challenges for Robust a A. Rajagopal (Texas Instruments)	and Low Power Design168
• Invited Talk: Clockless IC Design using Handshake Tec A. Peeters (Handshake Solutions)	hnology169
Session 9: Placement Session Chair: B. Swartz (InternetCAD)	
Solving Hard Instances of Floorplacement A. Ng, I. L. Markov (The University of Michigan), R. Aggarwal (Xilinx, V. Ramachandran (Calypto Design Systems, Inc.)	
• Integrating Dynamic Thermal Via Planning with 3D Floo Z. Li, X. Hong, Q. Zhou, S. Zeng, J. Bian (<i>Tsinghua University</i>), H. Yan CK. Cheng (<i>University of California at San Diego</i>)	
• Effective Linear Programming Based Placement Method S. Reda (<i>University of California at San Diego</i>), A. Chowdhary (<i>Intel Co.</i>	
Improved Method of Cell Placement with Symmetry Corfor Analog IC Layout Design	192
• Net Cluster: A Net-Reduction Based Clustering Preproc J. Li, L. Behjat (University of Calgary)	essing Algorithm200
Session: 2006 ISPD Placement Contest Papers	
• Satisfying Whitespace Requirements in Top-down Place J. A. Roy, D. A. Papa, A. N. Ng, I. L. Markov (<i>University of Michigan</i>)	ement206
• Dragon2006: Blockage-Aware Congestion-Controlling No. T. Taghavi (University of California at Los Angeles), X. Yang (Synplicity BK. choi (Magma Design Automation, Inc.), M. Wang (Blaze-DFM, In M. Sarrafzadeh (University of California at Los Angeles)	y, Inc.),
• mPL6: Enhanced Multilevel Mixed-Size Placement T. F. Chan, J. Cong, J. R. Shinnerl, K. Sze, M. Xie (University of Californ	
• NTUplace2: A Hybrid Placer Using Partitioning and Ana ZW. Jiang, TC. Chen, TC.Hsu, HC. Chen, YW. Chang (National	
A Faster Implementation of APIace A. B. Kahng, Q. Wang (University of California at San Diego)	218
Author Index	221

ISPD 2006 Organization

General Chair: Lou Scheffer (Cadence)

Past Chair: Patrick Groeneveld (*Magma*)

Technical Program Chair: Patrick H. Madden (SUNY Binghamton)

Technical Program Committee: Yao-Wen Chang (NTU)

Kevin Chao (Intel)

Charlie Chen (*U. Wisconsin*)

Amir Farrahi (Sun)

Andrew B. Kahng (UCSD)
Hardy Leung (Magma)
Jens Lienig (TU Dresden)
Sung-Kyu Lim (Georgia Tech)
Patrick McGuinness (Freescale)

Gi-Joon Nam (IBM)

Shigetoshi Nakatake (U Kitakyushu)

Dave Noice (Cadence)
David Pan (U Texas)
Yegna Parasuram (Sierra)

Janet M. L. Roveda (*U. Arizona*) Sachin Sapatnekar (*U. Minnesota*)

Prashant Saxena (Synposys) Jens Vygen (U Bonn)

Xiaojian Yang (Synplicity) Hai Zhou (Northwestern)

Steering Committee Chair: Charles J. Alpert (*IBM*)

Steering Committee: Jason Cong (*UCLA*)

Patrick Groeneveld (Magma)

Margaret Marek-Sadowska (*UCSB*) Shankar Krishnamoorth (*Sierra*)

Publication Chair: David Pan (*U Texas*)

Publicity Chair: Gi-Joon Nam (*IBM*)





Supporters:











SYNOPSYS°



